mirror of
https://gitlab.com/libvirt/libvirt.git
synced 2024-12-23 21:34:54 +03:00
7dd85ff62d
This is a variant of Haswell-noTSX with indirect branch prediction
protection. The only difference between Haswell-noTSX and
Haswell-noTSX-IBRS is the added "spec-ctrl" feature.
The Haswell-noTSX-IBRS model in QEMU is a bit different since
Haswell-noTSX got several additional features since we added it in
cpu_map.xml:
arat, abm, f16c, rdrand, vme, xsaveopt
Adding them only to the -IBRS variant would confuse our CPU detection
code.
Signed-off-by: Jiri Denemark <jdenemar@redhat.com>
Reviewed-by: Pavel Hrdina <phrdina@redhat.com>
15 lines
557 B
XML
15 lines
557 B
XML
<cpu mode='custom' match='exact'>
|
|
<model fallback='forbid'>Haswell-noTSX-IBRS</model>
|
|
<vendor>Intel</vendor>
|
|
<feature policy='require' name='vme'/>
|
|
<feature policy='require' name='ss'/>
|
|
<feature policy='require' name='f16c'/>
|
|
<feature policy='require' name='rdrand'/>
|
|
<feature policy='require' name='hypervisor'/>
|
|
<feature policy='require' name='arat'/>
|
|
<feature policy='require' name='tsc_adjust'/>
|
|
<feature policy='require' name='xsaveopt'/>
|
|
<feature policy='require' name='pdpe1gb'/>
|
|
<feature policy='require' name='abm'/>
|
|
</cpu>
|