mirror of
https://gitlab.com/libvirt/libvirt.git
synced 2024-12-23 21:34:54 +03:00
d60012b4e7
All Intel Haswell processors (except Xeon E7 v3 with stepping >= 4) have TSX disabled by microcode update. As not all CPUs are guaranteed to be patched with microcode updates we need to explicitly disable TSX on affected CPUs to avoid its accidental usage. https://bugzilla.redhat.com/show_bug.cgi?id=1406791 Signed-off-by: Jiri Denemark <jdenemar@redhat.com>
30 lines
699 B
XML
30 lines
699 B
XML
<cpu>
|
|
<arch>x86_64</arch>
|
|
<model>Haswell-noTSX</model>
|
|
<vendor>Intel</vendor>
|
|
<feature name='vme'/>
|
|
<feature name='ds'/>
|
|
<feature name='acpi'/>
|
|
<feature name='ss'/>
|
|
<feature name='ht'/>
|
|
<feature name='tm'/>
|
|
<feature name='pbe'/>
|
|
<feature name='dtes64'/>
|
|
<feature name='monitor'/>
|
|
<feature name='ds_cpl'/>
|
|
<feature name='vmx'/>
|
|
<feature name='smx'/>
|
|
<feature name='est'/>
|
|
<feature name='tm2'/>
|
|
<feature name='xtpr'/>
|
|
<feature name='pdcm'/>
|
|
<feature name='osxsave'/>
|
|
<feature name='f16c'/>
|
|
<feature name='rdrand'/>
|
|
<feature name='arat'/>
|
|
<feature name='tsc_adjust'/>
|
|
<feature name='pdpe1gb'/>
|
|
<feature name='abm'/>
|
|
<feature name='invtsc'/>
|
|
</cpu>
|