ARM: dts: imx6dl-victgo: configure ethernet reference clock parent
On this board the PHY is the ref clock provider. So, configure ethernet reference clock as input. Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
parent
03c8a3c719
commit
2c23a919d6
@ -54,6 +54,7 @@
|
||||
compatible = "fixed-clock";
|
||||
#clock-cells = <0>;
|
||||
clock-frequency = <50000000>;
|
||||
clock-output-names = "enet_ref_pad";
|
||||
};
|
||||
|
||||
rotary-encoder {
|
||||
@ -134,6 +135,13 @@
|
||||
};
|
||||
};
|
||||
|
||||
&clks {
|
||||
clocks = <&clk50m_phy>;
|
||||
clock-names = "enet_ref_pad";
|
||||
assigned-clocks = <&clks IMX6QDL_CLK_ENET_REF_SEL>;
|
||||
assigned-clock-parents = <&clk50m_phy>;
|
||||
};
|
||||
|
||||
&ecspi2 {
|
||||
cs-gpios = <&gpio5 12 GPIO_ACTIVE_LOW>;
|
||||
pinctrl-names = "default";
|
||||
@ -182,10 +190,6 @@
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_enet>;
|
||||
phy-mode = "rmii";
|
||||
clocks = <&clks IMX6QDL_CLK_ENET>,
|
||||
<&clks IMX6QDL_CLK_ENET>,
|
||||
<&clk50m_phy>;
|
||||
clock-names = "ipg", "ahb", "ptp";
|
||||
phy-handle = <&rmii_phy>;
|
||||
status = "okay";
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user