KVM VMX changes for 6.10:
- Clear vmcs.EXIT_QUALIFICATION when synthesizing an EPT Misconfig VM-Exit to L1, as per the SDM. - Move kvm_vcpu_arch's exit_qualification into x86_exception, as the field is used only when synthesizing nested EPT violation, i.e. it's not the vCPU's "real" exit_qualification, which is tracked elsewhere. - Add a sanity check to assert that EPT Violations are the only sources of nested PML Full VM-Exits. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEKTobbabEP7vbhhN9OlYIJqCjN/0FAmY+qzEACgkQOlYIJqCj N/3O0Q/9HZruiL9vzMrLBKgFgWCxQHO2fy+EixuwzVBHunQGOsVnDCO2p+PWnF0p kuW/MEZhZfLYnXoDi5/AP12G9qtDhlSNnfSl2gn+BMXqyGSYpcoXuM/zTjM24wLd PXKkPirYMpVR2+lHsD7l8YK2I+qc7UfbRkCyJegBgGwUBs13/TBD6Rum3Aa9Q+dX IcwjomH+MdHDFPnpfHjksA+G79Ckkqmu/DbOAlCqw1dUSC8oyV9tE/EKStSBzjZ+ OGMSm7Kl0T+km1JyH60H1ivbUbT3gJxpezoYL9EbO25VPrdldKP+ohqbtew/8ttk UP/oW3mL79I7L06ZqqxZKDDj4JGvz53UhhAylZcBPw0P3v9TQF3wm59K4eM9btNt eyIaT0SAbcigHAniM+3FPkq443hRxDvLNF5E66Ez03HhhkEz3ZsyNH1oPnQK0Crq N1e+NGuKsTAPBzc3sSSrxOHnCajTUQ9WYjOpfdSgWsL6TQOmXIvHl0tE2ILrvDc/ f+VG62veqa9CCmX5B2lUT0yX9nXvyXKwVpJY9RSQIhB46sA8zjSZsZRCQFkDI5Gx pzjxjcXtydAMWpn5qUvpD0B6agMlP6WUJHlu+ezmBQuSUHr+2PHY5dEj9442SusF 98VGJy8APxDhidK5TaJJXWmDfKNhEaWboMcTnWM1TwY/qLfDsVU= =0ncM -----END PGP SIGNATURE----- Merge tag 'kvm-x86-vmx-6.10' of https://github.com/kvm-x86/linux into HEAD KVM VMX changes for 6.10: - Clear vmcs.EXIT_QUALIFICATION when synthesizing an EPT Misconfig VM-Exit to L1, as per the SDM. - Move kvm_vcpu_arch's exit_qualification into x86_exception, as the field is used only when synthesizing nested EPT violation, i.e. it's not the vCPU's "real" exit_qualification, which is tracked elsewhere. - Add a sanity check to assert that EPT Violations are the only sources of nested PML Full VM-Exits.
This commit is contained in:
commit
31a6cd7f16
@ -997,9 +997,6 @@ struct kvm_vcpu_arch {
|
||||
|
||||
u64 msr_kvm_poll_control;
|
||||
|
||||
/* set at EPT violation at this point */
|
||||
unsigned long exit_qualification;
|
||||
|
||||
/* pv related host specific info */
|
||||
struct {
|
||||
bool pv_unhalted;
|
||||
|
@ -26,6 +26,7 @@ struct x86_exception {
|
||||
bool nested_page_fault;
|
||||
u64 address; /* cr2 or nested page fault gpa */
|
||||
u8 async_page_fault;
|
||||
unsigned long exit_qualification;
|
||||
};
|
||||
|
||||
/*
|
||||
|
@ -497,21 +497,21 @@ error:
|
||||
* The other bits are set to 0.
|
||||
*/
|
||||
if (!(errcode & PFERR_RSVD_MASK)) {
|
||||
vcpu->arch.exit_qualification &= (EPT_VIOLATION_GVA_IS_VALID |
|
||||
EPT_VIOLATION_GVA_TRANSLATED);
|
||||
walker->fault.exit_qualification = 0;
|
||||
|
||||
if (write_fault)
|
||||
vcpu->arch.exit_qualification |= EPT_VIOLATION_ACC_WRITE;
|
||||
walker->fault.exit_qualification |= EPT_VIOLATION_ACC_WRITE;
|
||||
if (user_fault)
|
||||
vcpu->arch.exit_qualification |= EPT_VIOLATION_ACC_READ;
|
||||
walker->fault.exit_qualification |= EPT_VIOLATION_ACC_READ;
|
||||
if (fetch_fault)
|
||||
vcpu->arch.exit_qualification |= EPT_VIOLATION_ACC_INSTR;
|
||||
walker->fault.exit_qualification |= EPT_VIOLATION_ACC_INSTR;
|
||||
|
||||
/*
|
||||
* Note, pte_access holds the raw RWX bits from the EPTE, not
|
||||
* ACC_*_MASK flags!
|
||||
*/
|
||||
vcpu->arch.exit_qualification |= (pte_access & VMX_EPT_RWX_MASK) <<
|
||||
EPT_VIOLATION_RWX_SHIFT;
|
||||
walker->fault.exit_qualification |= (pte_access & VMX_EPT_RWX_MASK) <<
|
||||
EPT_VIOLATION_RWX_SHIFT;
|
||||
}
|
||||
#endif
|
||||
walker->fault.address = addr;
|
||||
|
@ -409,18 +409,40 @@ static void nested_ept_inject_page_fault(struct kvm_vcpu *vcpu,
|
||||
{
|
||||
struct vmcs12 *vmcs12 = get_vmcs12(vcpu);
|
||||
struct vcpu_vmx *vmx = to_vmx(vcpu);
|
||||
unsigned long exit_qualification;
|
||||
u32 vm_exit_reason;
|
||||
unsigned long exit_qualification = vcpu->arch.exit_qualification;
|
||||
|
||||
if (vmx->nested.pml_full) {
|
||||
vm_exit_reason = EXIT_REASON_PML_FULL;
|
||||
vmx->nested.pml_full = false;
|
||||
exit_qualification &= INTR_INFO_UNBLOCK_NMI;
|
||||
|
||||
/*
|
||||
* It should be impossible to trigger a nested PML Full VM-Exit
|
||||
* for anything other than an EPT Violation from L2. KVM *can*
|
||||
* trigger nEPT page fault injection in response to an EPT
|
||||
* Misconfig, e.g. if the MMIO SPTE was stale and L1's EPT
|
||||
* tables also changed, but KVM should not treat EPT Misconfig
|
||||
* VM-Exits as writes.
|
||||
*/
|
||||
WARN_ON_ONCE(vmx->exit_reason.basic != EXIT_REASON_EPT_VIOLATION);
|
||||
|
||||
/*
|
||||
* PML Full and EPT Violation VM-Exits both use bit 12 to report
|
||||
* "NMI unblocking due to IRET", i.e. the bit can be propagated
|
||||
* as-is from the original EXIT_QUALIFICATION.
|
||||
*/
|
||||
exit_qualification = vmx_get_exit_qual(vcpu) & INTR_INFO_UNBLOCK_NMI;
|
||||
} else {
|
||||
if (fault->error_code & PFERR_RSVD_MASK)
|
||||
if (fault->error_code & PFERR_RSVD_MASK) {
|
||||
vm_exit_reason = EXIT_REASON_EPT_MISCONFIG;
|
||||
else
|
||||
exit_qualification = 0;
|
||||
} else {
|
||||
exit_qualification = fault->exit_qualification;
|
||||
exit_qualification |= vmx_get_exit_qual(vcpu) &
|
||||
(EPT_VIOLATION_GVA_IS_VALID |
|
||||
EPT_VIOLATION_GVA_TRANSLATED);
|
||||
vm_exit_reason = EXIT_REASON_EPT_VIOLATION;
|
||||
}
|
||||
|
||||
/*
|
||||
* Although the caller (kvm_inject_emulated_page_fault) would
|
||||
|
@ -5783,8 +5783,6 @@ static int handle_ept_violation(struct kvm_vcpu *vcpu)
|
||||
error_code |= (exit_qualification & EPT_VIOLATION_GVA_TRANSLATED) != 0 ?
|
||||
PFERR_GUEST_FINAL_MASK : PFERR_GUEST_PAGE_MASK;
|
||||
|
||||
vcpu->arch.exit_qualification = exit_qualification;
|
||||
|
||||
/*
|
||||
* Check that the GPA doesn't exceed physical memory limits, as that is
|
||||
* a guest page fault. We have to emulate the instruction here, because
|
||||
|
Loading…
x
Reference in New Issue
Block a user