clk: st: Support for QUADFS inside ClockGenB/C/D/E/F
The patch supports the 216/432/660 type Quad Frequency Synthesizers used by ClockGenB/C/D/E/F QUADFS clock : It includes support for all 216/432/660 type Quad Frequency Synthesizers : implemented as Fixed Parent / Rate / Gate clock, with clock rate calculated reading H/w settings done at BOOT. QuadFS have 4 outputs : chan0 chan1 chan2 chan3 Signed-off-by: Pankaj Dev <pankaj.dev@st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com> Signed-off-by: Mike Turquette <mturquette@linaro.org>
This commit is contained in:
parent
44993d3840
commit
5f7aa9071e
@ -1 +1 @@
|
||||
obj-y += clkgen-mux.o clkgen-pll.o
|
||||
obj-y += clkgen-mux.o clkgen-pll.o clkgen-fsyn.o
|
||||
|
1039
drivers/clk/st/clkgen-fsyn.c
Normal file
1039
drivers/clk/st/clkgen-fsyn.c
Normal file
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue
Block a user