949902 Commits

Author SHA1 Message Date
Olof Johansson
12f0f6f654 Samsung DTS ARM64 changes for v5.10, part two
Minor cleanups: removal of undocumented I2S properties, alignment of OPP
 table node name with dtschema.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAl9nefUQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD10wPD/9KA3aaph63wzNeVnktLt8U71Va5OilCtb3
 McsKUv0ibQJ1YXFGMbChpG0rwsExJE2gA+Ur0YdwgoEtQvYi1wwKTTCyWLejzNRT
 uWITxCodPeXDUnNG7TM7BIefb/bO1L1bhjuGLF0S2ThiPMW19+cDXUDZIQBC9aSn
 NmHajddNs+S7x7FnHHRgdTuQ+aTvcFPWzshtLAOEbfOEf4VyyFjRrK0XRfqPpc/i
 n5vmj0uaGuet3b0mODvnzPn2LlajWQN3B4XGR+wCphFBAwl15a0ZI3OKZsshF4UP
 OXm6pd7hbCOHtByKAjq8zBVTYsNUiSyXvtRmujhQWsa8hqqnKd4JkuddRGDMN/Xj
 zUGzo/71m8Tv7IfeTR1W+DQUFQnBM8n5FjbvXLA251TMZu99Fwg9ZVRZEmpqclyR
 xFr4EAglBjpvmW5bYSHdBTJu5kf2g8eizGkf/951UvQythGpkn4dQUGBDfsvY/hm
 Dr30owmE84waThpWVOjXTnZgAw1z062DnVqj5NKg1wXRCQcb1BfqwzF94Qjbe7Ce
 K4+SW3eVFx4oclmBja8a7PlVh+avF1zbx81Rpi04WFACo2DrQNU0YCzlUpNhD9DD
 o2ZI1M2odP7HXtKXg46CELhxZvpCubg4jH35EHj0VFIwTVL3bCGor48cE9rtrjQ6
 7YRDlPWvnQ==
 =RS85
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt64-5.10-2' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt

Samsung DTS ARM64 changes for v5.10, part two

Minor cleanups: removal of undocumented I2S properties, alignment of OPP
table node name with dtschema.

* tag 'samsung-dt64-5.10-2' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  arm64: dts: exynos: Align OPP table name with dt-schema
  arm64: dts: exynos: Remove undocumented i2s properties in Exynos5433

Link: https://lore.kernel.org/r/20200920160705.9651-4-krzk@kernel.org
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 10:02:59 -07:00
Olof Johansson
76e5b12c90 Samsung DTS ARM changes for v5.10, part two
1. Further cleanup of DTS with dtschema: s5pv210, s3c6410 and s3c24xx.
    This fixes many minor dtschema violations, adds few missing
    functionalities (like clock for RTC) and improves the code
    maintainability in few places. Except the RTC clock, this should not
    have visible impact.
 2. Fix few remaining Exynos dtschema violations.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAl9nebQQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD1zeHD/9ykZ+GLUZkUQQGjFKuCAyJsUPMUBr6+oqM
 Ab8za4YXrWi/Kctp+sDp5yRl3XsgB+VgJHfP+GjQnAVmYGE3gEIpJ4Ig0iSjikWJ
 Hk8tqZqQca6sOI/cfowCDAwWIPU6N1V5IO0rC7MiCdEfAFF22xhzXSp2WiFLsPHQ
 cMa9pUb8KKZEA48annLXUxMjogGFdaCmFpQhugek22zfE99Zl11/PcM1U9LiHfdL
 r+iHMfI5Nya/5sHKrtypdO3y8o90f/ZTDhqp2XmMa7uLgmRDvqtAuglR/Gkrnfxj
 XzNYQgaa/yd6WVvXNZWUsBphSOxDE7loYwmD21yUOSP/PhuoiP4PrzbPk0ewrfZX
 PRHN7NwjkFWDVaKjbsg329j30U+82SRxnJVOVbnog1l5iUQxE9/8+/I1GYt1sfGD
 xNsoRJohALyifaACBNRCusauZXQkZi9LEQlYVVKSL7TLdgx76dzTyc2S39aTDYft
 QQZbNZwhIOaHeFzR4Xlx/fVZUrSymzvYUOBJRs1E486zS8RK+v6J65QU6zenW2xV
 2TUVsMYrzvdwBZm9GIJbhx86r5Il1iPkXzyMblgQseUgPtV5F54DloqW5pQ7V1iZ
 YadW+c3EzUhHmLvvO8GCdsQrWBKZcm3eCaTttdPQD+omb5/I9imNRZ1CUyZwrp/b
 qtI0QQdMzA==
 =yolB
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt-5.10-2' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt

Samsung DTS ARM changes for v5.10, part two

1. Further cleanup of DTS with dtschema: s5pv210, s3c6410 and s3c24xx.
   This fixes many minor dtschema violations, adds few missing
   functionalities (like clock for RTC) and improves the code
   maintainability in few places. Except the RTC clock, this should not
   have visible impact.
2. Fix few remaining Exynos dtschema violations.

* tag 'samsung-dt-5.10-2' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux: (36 commits)
  ARM: dts: s5pv210: replace deprecated "gpios" i2c-gpio property in Goni
  ARM: dts: s5pv210: replace deprecated "gpios" i2c-gpio property in Aquila
  ARM: dts: s5pv210: move fixed regulators under root node in Goni
  ARM: dts: s5pv210: move fixed regulators under root node in Aquila
  ARM: dts: exynos: Align OPP table name with dt-schema
  ARM: dts: exynos: move assigned-clock* properties to i2s0 node in Odroid XU4
  ARM: dts: exynos: add input clock to CMU in Exynos4412 Odroid
  ARM: dts: exynos: add input clock to CMU in Exynos3250
  ARM: dts: s3c24xx: move fixed clocks under root node in SMDK2416
  ARM: dts: s3c24xx: add address to CPU node
  ARM: dts: s3c24xx: align PWM/timer node name with dtschema
  ARM: dts: s3c24xx: override nodes by label
  ARM: dts: s3c24xx: fix number of PWM cells
  ARM: dts: s3c6410: remove additional CPU compatible
  ARM: dts: s3c6410: align node SROM bus node name with dtschema in SMDK6410
  ARM: dts: s3c6410: align node SROM bus node name with dtschema in Mini6410
  ARM: dts: s3c6410: move fixed clocks under root node in SMDK6410
  ARM: dts: s3c6410: move fixed clocks under root node in Mini6410
  ARM: dts: s5pv210: correct ethernet unit address in SMDKV210
  ARM: dts: s5pv210: align SPI GPIO node name with dtschema in Aries
  ...

Link: https://lore.kernel.org/r/20200920160705.9651-3-krzk@kernel.org
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 10:02:37 -07:00
Olof Johansson
dd59aed76d arm64: tegra: Changes for v5.10-rc1
This set of changes fixes some minor issues in existing device trees and
 adds ID EEPROMs on the Jetson Xavier NX. All ID EEPROMs are now labelled
 to allow them to be detected by software.
 
 It also adds support for the Tegra234 VDK board, which is a pre-silicon
 platform for the upcoming Orin SoC.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl9ky48THHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoVVtEACJcW6ztbQiqrksFdVW+8wlT/EZwNwr
 qwwjGvy0ovJIYAPTB+XhGllUp17QR2EVzdGJW9Q8mr92QRpoQxSg3yB3BaJWsMoz
 AH+9qkQoRE5F+aFwO2l8kTBDswyiOQCLxsiDSCcCWTHtvAQOl/K2HjG+4kxtko+C
 0in+p67PG0t4qanjeTApWEWXjfiXBpM0bcv89TKK0SO+k+zsjupEZeOnVIbEpGTa
 SMjKm/0l0jZIEMoweqX3H0jpTBvqE6IjLm4EAbCfLJrhDEIQe50WkNpw2CVaCZy6
 2Mjnv7Gr/XO3MKmM4stLYTZ9eu5qDa7wGrQT/mXZt7kEc3L85rGZGyWQm5bCmspa
 mSKZ+swtegkEBBofOabxcCDi0V9KxDiba3hwv4mr17qMjj7VBK5le3JhUS19qnZ8
 Osu81JqKrDjfkmxtqSnJEeTTVwxBG09WQ5lME9FRBqH9P5Y1L7yCAuqPLzYhXxtj
 KAcqveVzoMMi2YIp4Rt07seWsHhuNqkY9XWtPWrgubGtU1AKYXWHYDojefyo1VUq
 1bOkzSa+ZVBwZuRmdgn2vxbeJnexeTAPolJp4WCpJpSGJbiFKNqhh5scjjfSviGS
 PfOITtuJgaxoqEZRhCdF/VM2+YSjjVljRkiE6b8W0+eKkeQKzzDvJIDnOqeb7PGX
 1gJniuIR25eShg==
 =zeT7
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-5.10-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt

arm64: tegra: Changes for v5.10-rc1

This set of changes fixes some minor issues in existing device trees and
adds ID EEPROMs on the Jetson Xavier NX. All ID EEPROMs are now labelled
to allow them to be detected by software.

It also adds support for the Tegra234 VDK board, which is a pre-silicon
platform for the upcoming Orin SoC.

* tag 'tegra-for-5.10-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  arm64: tegra: Initial Tegra234 VDK support
  arm64: tegra: Populate EEPROMs for Jetson Xavier NX
  arm64: tegra: Add label properties for EEPROMs
  arm64: tegra: Add DT binding for AHUB components
  arm64: tegra: Enable ACONNECT, ADMA and AGIC on Jetson Nano
  arm64: tegra: Properly size register regions for GPU on Tegra194
  arm64: tegra: Use valid PWM period for VDD_GPU on Tegra210
  arm64: tegra: Describe display controller outputs for Tegra210
  arm64: tegra: Disable SD card write-protection on Jetson Nano
  arm64: tegra: Add VBUS supply for micro USB port on Jetson Nano
  arm64: tegra: Wire up pinctrl states for all DPAUX controllers
  arm64: tegra: Add ID EEPROMs on Jetson AGX Xavier

Link: https://lore.kernel.org/r/20200918150303.3938852-5-thierry.reding@gmail.com
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 10:01:52 -07:00
Olof Johansson
61d5d791cb dt-bindings: Changes for v5.10-rc1
This set of changes adds compatible strings for Tegra234 to existing
 device tree bindings.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl9kyicTHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoU0CD/4u3fv5Z3UlNZFGk2XO/LBJabE8S9X2
 77HyC+xh9///HrGtMO1H3Va8BHn1bPItiiTY73GyyI7usi1B+Won9Z8EhPN4SW+c
 OptvXsiuUtLAmx0/Q+rJb8YPhJ+GwOS73XW7JUafyR6gsqRGM+WQOg2GMJthTw+G
 0PxpjvfS2Jb2K1M9zWgnHT1vxpbDUvBrCGqX++/8vAa3r+XdCiBGEdBlQslmzREg
 qhtWXqueszkUeJlFrsNBEZZesR7umjsmLAa/bWrf1nyyDkDsmSwZRwxfyHxrB/iE
 0Ipg6J374tKfmXjSXVz/Bt1HvQzzlEAT0/tWSkZtURthkvQnAOz0muhb+Oo+ui3O
 GKhiVNqXvtnpVOrH9mnbtn2kGm6f+tJAhYs7eX9GVOKrbORo4GV2gYa5tc21j9QX
 hpzUL7h9kA7T/sRTtlO8gadAVYLimWrQaqNAaCdblqqnchWXYM9TEpR+CDDIT1mj
 DARnoP9+XFKyLbuf4tKEj0wnSsbLy6q9zsBjN+Ob5vHKSt4VeM+wMQ9wJE0yGpZX
 KUcLgPovJ22P9P+8My7ezjowc2HbsU4r3aZSOtSneuhWvIIcK8onUCu+sOozCzPo
 63tS8BlFolaJ+/bwbSPldKJBhNOndWfzJZvkzGjatZSODn1obyE+4D79PqbFWOq5
 JKRHxsRjkRlSuQ==
 =bnbf
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-5.10-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt

dt-bindings: Changes for v5.10-rc1

This set of changes adds compatible strings for Tegra234 to existing
device tree bindings.

* tag 'tegra-for-5.10-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  dt-bindings: power: supply: Add device-tree binding for Summit SMB3xx
  dt-bindings: tegra: pmc: Add Tegra234 support
  dt-bindings: fuse: tegra: Add Tegra234 support
  dt-bindings: tegra: Add Tegra234 VDK compatible
  dt-bindings: misc: tegra186-misc: Add Tegra234 support
  dt-bindings: misc: tegra186-misc: Add missing compatible string
  dt-bindings: misc: tegra-apbmisc: Add missing compatible strings

Link: https://lore.kernel.org/r/20200918150303.3938852-1-thierry.reding@gmail.com
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 10:01:07 -07:00
Olof Johansson
2e6115aa2b Renesas DT binding updates for v5.10
- Document core support for the R-Car V3U (R8A779A0) SoC and the
     Renesas Falcon CPU and BreakOut boards.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCX2SgdwAKCRCKwlD9ZEnx
 cMZwAQCE2jD6gvS56pI2k7zDyX5r8mbhHgxXfw2PpHFV1O831QEAjQ9/PET1JbaS
 McoeM3Yumhg1vizNqrpmupnb0ujP/Qw=
 =VWF0
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dt-bindings-for-v5.10-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into arm/dt

Renesas DT binding updates for v5.10

  - Document core support for the R-Car V3U (R8A779A0) SoC and the
    Renesas Falcon CPU and BreakOut boards.

* tag 'renesas-dt-bindings-for-v5.10-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  dt-bindings: arm: renesas: Document Renesas Falcon boards
  dt-bindings: reset: renesas,rst: Document r8a779a0 reset module
  dt-bindings: power: renesas,rcar-sysc: Document r8a779a0 SYSC bindings
  dt-bindings: arm: renesas: Document R-Car V3U SoC DT bindings

Link: https://lore.kernel.org/r/20200918124800.15555-5-geert+renesas@glider.be
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:59:52 -07:00
Olof Johansson
0b69d912b3 Renesas ARM DT updates for v5.10 (take two)
- PCIe endpoint support for the RZ/G2H SoC,
   - SATA support for the HopeRun HiHope RZ/G2H board,
   - Increase support (CAN, LED, SPI NOR, VIN, VSP) for the RZ/G1H SoC on
     the iWave Qseven board (G21D), and its camera add-on board,
   - Initial support for the R-Car V3U SoC on the Falcon CPU and BreakOut
     boards,
   - HDMI display and sound support for the R-Car M3-W+ SoC on the
     Salvator-XS board,
   - Digital Radio Interface (DRIF) support for the R-Car E3 SoC,
   - Minor fixes and cleanups.
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCX2SkmQAKCRCKwlD9ZEnx
 cIXNAP0XqvKJP7xGjQ1ORyePB1nWZtebVqGoQFxpvqwznMNZlAD7BIRlATo4LYpu
 LNMya5sk85WAhZNbpkHwR++3/8m+mgE=
 =Va2A
 -----END PGP SIGNATURE-----

Merge tag 'renesas-arm-dt-for-v5.10-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into arm/dt

Renesas ARM DT updates for v5.10 (take two)

  - PCIe endpoint support for the RZ/G2H SoC,
  - SATA support for the HopeRun HiHope RZ/G2H board,
  - Increase support (CAN, LED, SPI NOR, VIN, VSP) for the RZ/G1H SoC on
    the iWave Qseven board (G21D), and its camera add-on board,
  - Initial support for the R-Car V3U SoC on the Falcon CPU and BreakOut
    boards,
  - HDMI display and sound support for the R-Car M3-W+ SoC on the
    Salvator-XS board,
  - Digital Radio Interface (DRIF) support for the R-Car E3 SoC,
  - Minor fixes and cleanups.

* tag 'renesas-arm-dt-for-v5.10-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel: (24 commits)
  arm64: dts: renesas: r8a774c0: Fix MSIOF1 DMA channels
  arm64: dts: renesas: r8a77990: Fix MSIOF1 DMA channels
  arm64: dts: renesas: r8a77990: Add DRIF support
  ARM: dts: r8a7742-iwg21d-q7-dbcm-ca: Add can0 support to camera DB
  ARM: dts: r8a7742: Add VSP support
  arm64: dts: renesas: Drop superfluous pin configuration containers
  arm64: dts: renesas: r8a77961: salvator-xs: Add HDMI Sound support
  arm64: dts: renesas: r8a77961: salvator-xs: Add HDMI Display support
  arm64: dts: renesas: r8a77961: Add HDMI device nodes
  arm64: dts: renesas: r8a77961: Add DU device nodes
  arm64: dts: renesas: r8a77961: Add VSP device nodes
  arm64: dts: renesas: r8a77961: Add FCP device nodes
  arm64: dts: renesas: Fix pin controller node names
  ARM: dts: renesas: Fix pin controller node names
  arm64: dts: renesas: Add Renesas Falcon boards support
  arm64: dts: renesas: Add Renesas R8A779A0 SoC support
  ARM: dts: r8a7742-iwg21d-q7: Enable SD2 LED indication
  ARM: dts: r8a7742-iwg21d-q7: Add can1 support to carrier board
  ARM: dts: r8a7742-iwg21d-q7: Add SPI NOR support
  ARM: dts: r8a7742: Add VIN DT nodes
  ...

Link: https://lore.kernel.org/r/20200918124800.15555-2-geert+renesas@glider.be
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:59:32 -07:00
Krzysztof Kozlowski
e90ac411dc arm64: dts: apm: add required gpio-cells to DW APB GPIO controller port
The Synopsys DesignWare APB GPIO controller port must have gpio-cells
property, as pointed by dtschema:

  arch/arm64/boot/dts/apm/apm-mustang.dt.yaml: gpio@1c024000: gpio-controller@0: '#gpio-cells' is a required property

Link: https://lore.kernel.org/r/20200917165040.22908-2-krzk@kernel.org
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:50:18 -07:00
Krzysztof Kozlowski
61163895f3 arm64: dts: apm: drop unused reg-io-width from DW APB GPIO controller
The Synopsys DesignWare APB GPIO controller driver does not parse
reg-io-width and dtschema does not allow it so drop it to fix dtschema
warnings like:

  arch/arm64/boot/dts/apm/apm-mustang.dt.yaml: gpio@1c024000:
    'reg-io-width' does not match any of the regexes: '^gpio-(port|controller)@[0-9a-f]+$', 'pinctrl-[0-9]+'

Link: https://lore.kernel.org/r/20200917165040.22908-1-krzk@kernel.org
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:50:07 -07:00
Krzysztof Kozlowski
088a2644de ARM: dts: picoxcell: drop unused reg-io-width from DW APB GPIO controller
The Synopsys DesignWare APB GPIO controller driver does not parse
reg-io-width and dtschema does not allow it so drop it to fix dtschema
warnings like:

  arch/arm/boot/dts/picoxcell-pc7302-pc3x2.dt.yaml: gpio@20000:
    'reg-io-width' does not match any of the regexes: '^gpio-(port|controller)@[0-9a-f]+$', 'pinctrl-[0-9]+'

Link: https://lore.kernel.org/r/20200917164909.22490-1-krzk@kernel.org
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Acked-by: Jamie Iles <jamie@jamieiles.com>
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:49:42 -07:00
Krzysztof Kozlowski
e89c32fe22 ARM: dts: picoxcell: build DTBs with make dtbs
Add ARCH_PICOXCELL entries to Makefil so the DTBs get built with
`make dtbs`.

Link: https://lore.kernel.org/r/20200917163957.21895-1-krzk@kernel.org
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:49:32 -07:00
Olof Johansson
3e0111ecaf AT91 DT for 5.10
- New board: GARDENA smart Gateway (Art. 19000)
  - dtbs_check warnings fixes
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEycoQi/giopmpPgB12wIijOdRNOUFAl9ifO4ACgkQ2wIijOdR
 NOVboRAArOlSSf80uqgse6GIE7YiN0ZmrQTRX9kTbBW3MJno8mX6Qj9fqCKEXIhZ
 u8LfnUQXhPztx9drWAMUEJJURVSiQpiDUWZAwmWtSPz/qSdA8nNhDz0UcYoFkNww
 e9aOgVlZ0hKBWMyVJDHVmAxp31wy0Y0gse+YgMcsYTcG5PNR4ZzQD2yQqrXDxHJZ
 OaLdYjMDU3sKgsGq3DzTe6vaYoO9pqoed5evO+uhEmGnSIsmAFqCn1gcu87BPCXK
 m38Of8lFmzItrqd44rx61ZadwGzRJJNIwSbaHty1iraVUgfpVzXGo0BkKvrspYHh
 eQQ/2Ild5KFlNksDl7hKu2hJlO8xXDznaBxbFsOwQY3qHfGLQQc4vJPs77cI18JJ
 LeVUqOTkRJlRPewxjAC+UXtkmRvnrWMK6lIHgv8h4v63c7BrHewAeLxn9OuIGuOK
 7OgT64bANPojvTFTSgHzkpuNGLePV9yNFr2rbV+eD5f1MVio97+drJLlV7DPDFas
 IGoi6/NyDmtVkl/fsrLwQmhqY7gnjrRQYitRQspYgdHdzPwnv16/x0e7KOBeIuAc
 VCcWwcgxb/TutwdnIrSj7i5ZHZuSrAdUkBF2RyaWgXAC2gWhqgkq8JxRhMe+rIHZ
 6Fn7sz8DKQQlpxgNsVVoH5mu3rIje1oXtDM9sKzYUhAbOlW6SQ0=
 =dIZJ
 -----END PGP SIGNATURE-----

Merge tag 'at91-dt-5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into arm/dt

AT91 DT for 5.10

 - New board: GARDENA smart Gateway (Art. 19000)
 - dtbs_check warnings fixes

* tag 'at91-dt-5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux:
  ARM: dts: at91: sama5d2: add missing flexcom spi node properties
  ARM: dts: at91: add unit-address to memory node
  ARM: dts: at91: move mmc pinctrl-names property to board dts
  ARM: dts: at91: fix sram nodes
  ARM: dts: at91: fix cpu node
  ARM: at91: Add GARDENA smart Gateway (Art. 19000) support
  dt-bindings: arm: at91: Add GARDENA smart Gateway (Art. 19000) board

Link: https://lore.kernel.org/r/20200916211348.GA275895@piout.net
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:48:36 -07:00
Olof Johansson
b042dc7424 SoCFPGA DTS updates for v5.10
- Increase shared-dma-pool size to 32MB
 - Add ptp_ref clock properties to the ethernet nodes on Stratix10 and Agilex
 -----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCgAyFiEEoHhMeiyk5VmwVMwNGZQEC4GjKPQFAl9ieBkUHGRpbmd1eWVu
 QGtlcm5lbC5vcmcACgkQGZQEC4GjKPQxIA//VUV1yy5PWxHQSEVF47XinZFN9H/2
 pdxPF5O9z8S0CuHWQlYYi53wwLjw2cM44B78PbLx4dtQnmno1gaQQsUTuMfDjUeN
 E9DwTJJTonOYib7dIwLRh33mRSd8WA8Hp2up3Ban2X14Biec9VphTDo5ECXUxPk2
 +ajsDkFxBTREfTh8fwnJvZnj5ApimHfTvODEpDSdPqVY1vXCUIbMCHbWrTnCabck
 qvLzamZU6k7/dccEiv9eXnpN/WVj4jGgdHe3x8XApIEhqmdHqgP7okH1n8sZDkr/
 S0ew63ST+rD24+SC+OodWEpRGNkmfzzfi0I7aIVw2h3Nh+fwpx6HDQifnL5HtJKM
 lWqnVR9szxdwRRafqXMmG41qXmu6ZomD5TNGkPIfZJ2Ib67xoXpZB5WtQkDbu34r
 kBWQsLiEkN1mPjUs0htqskaPRc228zHMvTNd9OC9917/V7DgMg5dMEMbO5KUHCDv
 alX/rcYOXkUDEyCjKJ9zEAvYeO8Fq0pF9Onz8euYNQQCk9efBf/r3z9pwd7kJ8b9
 Tkg2SabimR+3qN6luiPwdaWGWk2MF6+JMQqKywanG+5DWT540Ka++IF/CR2KJh4J
 9F81oAF/Z94ATQ8F95bKogrSfeGj/jhwL5T0qIejOvaWW70Jb/C1DUBuEyl6g6ek
 oYXdZbiSmXvI1R8=
 =N0jI
 -----END PGP SIGNATURE-----

Merge tag 'socfpga_dts_update_for_v5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into arm/dt

SoCFPGA DTS updates for v5.10
- Increase shared-dma-pool size to 32MB
- Add ptp_ref clock properties to the ethernet nodes on Stratix10 and Agilex

* tag 'socfpga_dts_update_for_v5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  arm64: dts: stratix10/agilex: add the ptp_ref clock
  arm64: dts: agilex: increase shared memory size to 32Mb

Link: https://lore.kernel.org/r/20200916204422.30897-1-dinguyen@kernel.org
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:48:13 -07:00
Olof Johansson
dc47f7e772 Ux500 DTS updates for the v5.10 kernel cycle:
- Add the s6e63m0 display to the Golden device
 - Add the KTD253 backlight to the Skomer device
 - Update the LP5521 LED DTS entries for binding changes
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEElDRnuGcz/wPCXQWMQRCzN7AZXXMFAl9h/zEACgkQQRCzN7AZ
 XXNUlw//Zl3PjaGA2Uer0Wn1JGNJmtNmnMP1c8+bWh6kYqop4L1tn7kUmq6Wgc7i
 GlFrmX4NwsRRYA5CnYNsqUGYRXqjSHrjssUdHMllLcQPijvLE/POa/0rLwrVZjuZ
 4R73Bn3qyIi1LiJKx8KEnMfYeIpizv5WNGWukumyNQueg7Uzj1iayvnOQUHjxk4G
 PbNo5IbKLmU5XbVVzy06vfzPw5DwoPYB8L8PwAP5MrxDTH6FJ5ClleA14MovaDpI
 eYd2RzPkOG2QfLVPOgC/j6JaVR+p5q7SyKqmTGNgPz0pcA1FSCJNpxS5/8OlhTdm
 7G6U743jIQHMu09OVKKKjja7DMAVefgVp+/V4/dJplI2njyxLZtRb7MCfW4FFOzY
 mJpJ/oI6yrWSeEjNkCoYgSbmdQDLokLPqMYIeARDviY8YjbUHOV/+oOrw8V0Toyz
 2+bj5e6hoojCvKmjHvTH0cG6ATntVLPx8jGfVRRB4x87S46jC/zWfprsJGIvNKTh
 BGo4urhNVN6bt1kxMKOtowME3nzOQk4wFLxi1bEc4mrCr3oRHRkHOmg0FANq0lVP
 Il1lAWJ4BOLOxLhdEpT29MtU8hIFglzB/e9WGlXQFX1pRaqgDm+uroxBpaCft88X
 v/38mzNkIVM2119KSvCIdPJKhGCUqrdtdV78anVaZUZstKVDIII=
 =jwb5
 -----END PGP SIGNATURE-----

Merge tag 'ux500-dts-for-v5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-stericsson into arm/dt

Ux500 DTS updates for the v5.10 kernel cycle:

- Add the s6e63m0 display to the Golden device
- Add the KTD253 backlight to the Skomer device
- Update the LP5521 LED DTS entries for binding changes

* tag 'ux500-dts-for-v5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-stericsson:
  ARM: dts: ste-href: Add reg property to the LP5521 channel nodes
  ARM: dts: ux500-skomer: Add KTD253 backlight
  ARM: dts: ux500-golden: Add S6E63M0 DSI display

Link: https://lore.kernel.org/r/CACRpkda=-cgFjN7K2vBU5x4uSYrohrZSbjqMnSFb3Qe2Az1W5g@mail.gmail.com
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:47:48 -07:00
Olof Johansson
38c419037a Sparx5 DT updates for Linux 5.10
- Add public repo to MAINTAINERS
 - Add SPI controller and devices
 - Add eMMC controller and devices
 - Add temperature sensor
 -----BEGIN PGP SIGNATURE-----
 
 iJEEABYIADkWIQQaBzOicklHovJvajA3MaYaSgcc9AUCX2HdrxscbGFycy5wb3Zs
 c2VuQG1pY3JvY2hpcC5jb20ACgkQNzGmGkoHHPSyFgD8CeApRk+Nft2RMt72TyLW
 A/sGGCdqnhQqp7Sswpf625wA/idFqzcEfwQNVar29MBJ3A6Uu213DK4b/lnkw9cm
 Mg4E
 =Ln9n
 -----END PGP SIGNATURE-----

Merge tag 'sparx5-dt-5.10' of https://github.com/microchip-ung/linux-upstream into arm/dt

Sparx5 DT updates for Linux 5.10

- Add public repo to MAINTAINERS
- Add SPI controller and devices
- Add eMMC controller and devices
- Add temperature sensor

* tag 'sparx5-dt-5.10' of https://github.com/microchip-ung/linux-upstream:
  arm64: dts: sparx5: Add spi-nand devices
  arm64: dts: sparx5: Add spi-nor support
  arm64: dts: sparx5: Add SPI controller and associated mmio-mux
  MAINTAINERS: Add git tree for Sparx5
  arm64: dts: sparx5: Add hwmon temperature sensor
  arm64: dts: sparx5: Add Sparx5 eMMC support

Link: https://lore.kernel.org/r/878sda2dj0.fsf@microchip.com
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:47:12 -07:00
Olof Johansson
a7140476d6 ARM: DT: Hisilicon ARM32 SoCs DT updates for 5.10
- Update the SP804 nodes to have the correct clocks and
   clock names for the hi3620 SoC
 - Update the SP805 nodes to have the correct clocks and
   clock names for the hix5hd2 SoC
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJfYWhGAAoJEAvIV27ZiWZc1uwP/3gqVG7MQGWQfYde6wA/2xYw
 LLBF981m2893EXPO2R7VppBVdpXEe6no3hxqn5IQzhKKD2jGUABn9LuJv8mcsoV9
 +jsU7N6DtVKjdEQC5N8WokL032gccOwRWuCjYea39bt8bAZdLWO4LAqoacdgT78c
 Oh/QrtveSCdlEHN5/jzeedWGCumDR0c0KCOtx+0Uma9NHlxAu9xH6DRalfpU1tOf
 GOUzd4GzMa8dBYRXfuXxYTJJ92ivaGNPv6Q0ohIh2tnET7Ew7j5AaIvh1MDzj2NW
 8j/XIZTxN9El4MnLXuEnGNEm/MRNNSvz+XtgjGCA0/zy5BHlGWXDEe/Hi1BJPXev
 6faCMesvpe2Du5yKcWXhfZdiQaVmNQ2odtzQZhtDSHsxv0hXRt/XySM8LswoCVXT
 aTduBOc57KKG4bNIrNkN2wCtkG1Lht0c0eo+ihSUKx8MHDHfjqh6kiaukJACx/yX
 C6qdgEMyzQBvxW0Ii8lhBnP/CeVUTQPEx5m2cruitQ0mx+eDESw4rSR2jJZwG6hB
 Njmf6w1ilYI3naiQVzFIl8YOKxbUI9mtGXIbtwKe0ux3kBctvq5d9d/J/KF7ceSS
 fYyB8aDCPFS6BUQjWX9SOE8V/HkFiheR3UTqBS+WkNzLJ3SBF5Spzhbp3e3QD04F
 ZZFX3iXZAMQZoR0Kism6
 =WbPu
 -----END PGP SIGNATURE-----

Merge tag 'hisi-arm32-dt-for-5.10' of git://github.com/hisilicon/linux-hisi into arm/dt

ARM: DT: Hisilicon ARM32 SoCs DT updates for 5.10

- Update the SP804 nodes to have the correct clocks and
  clock names for the hi3620 SoC
- Update the SP805 nodes to have the correct clocks and
  clock names for the hix5hd2 SoC

* tag 'hisi-arm32-dt-for-5.10' of git://github.com/hisilicon/linux-hisi:
  ARM: dts: hisilicon: Fix SP805 clocks
  ARM: dts: hisilicon: Fix SP804 users

Link: https://lore.kernel.org/r/5F617209.90003@hisilicon.com
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:46:31 -07:00
Olof Johansson
39d601ba9a ARM64: DT: Hisilicon ARM64 SoCs DT updates for 5.10
- Change the status properties from "ok" to "okay" for
   all the hisilicon SoCs
 - Update the SP805 nodes to have the correct clocks and
   clock names for the hi3660 and hi6220 SoCs
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJfYWmLAAoJEAvIV27ZiWZcOhgP+gNhGuy1F1+P1LnvKDo5Hi/g
 a2mf6NfySPhm9Cg/2qSQkI5F1LnQayTBWEv850oL21CzqKZ8cpifs4HuQRZDwV4V
 L2MIB9/cQRKfj9cONOuRYjNNc7CZl+FmVWCIn/WV34x4xYs7QmH04n4VwBXP2VRx
 6UgZ96tMsT0LB+ni9qLdxBn8F8loF7YgJCcncOeViGic+TEa8qw9kDvXcqibuXIF
 R5LbhLfE1zZCBi1gveLHXIN6kAF+Zk27sZU+MwouhuYC2kp1EQ06bb0XJ8abiT93
 iLiUQXvPfj9tcsZ4P6XRGODgOkrl/JU/mtxCyNziBXOU5fgnBi8TniQQVn/+0Oy5
 XMtgWMFphRY5q/rnHCLgDVvp8At6mIOFjXx8+CBxoxhXEglpo2P5JQ3IXDOt/ZXA
 vm/68IbE9PDm/O0bzN2gOIbVBZAttydU+oL6Otpo4l1W1xETDUskH6kGt5SYeiO2
 HsTTfcKvORXmRmtfBoWMO3WfO3uRlSCtj5DygxBPn7cCNcdaaBWc9N1yVkMhhT2x
 FoDU2uA4q7T8DJRaHSArhdZJk0LHdgGmaT8C8ksMkQ+4aAPQi/lzqq9KG4LuyO7p
 j+F+7sKAsvOGiMcucpGilMX2QCCuicZRYs+d7QPslaiOywihHFwb3f/1c5BMpTam
 4D38UFWUX3RxNV8nyBWe
 =/Wrz
 -----END PGP SIGNATURE-----

Merge tag 'hisi-arm64-dt-for-5.10' of git://github.com/hisilicon/linux-hisi into arm/dt

ARM64: DT: Hisilicon ARM64 SoCs DT updates for 5.10

- Change the status properties from "ok" to "okay" for
  all the hisilicon SoCs
- Update the SP805 nodes to have the correct clocks and
  clock names for the hi3660 and hi6220 SoCs

* tag 'hisi-arm64-dt-for-5.10' of git://github.com/hisilicon/linux-hisi:
  arm64: dts: hisilicon: Fix SP805 clocks
  arm64: dts: hisilicon: replace status value "ok" by "okay"

Link: https://lore.kernel.org/r/5F617134.3050705@hisilicon.com
Signed-off-by: Olof Johansson <olof@lixom.net>
2020-09-26 09:46:10 -07:00
Thierry Reding
639448912b arm64: tegra: Initial Tegra234 VDK support
The NVIDIA Tegra234 VDK is a simulation platform for the Orin SoC. It
supports a subset of the peripherals that will be available in the final
chip and serves as a bootstrapping platform.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-18 15:58:07 +02:00
David Heidelberg
2312c291f6 dt-bindings: power: supply: Add device-tree binding for Summit SMB3xx
Summit SMB3xx series is a Programmable Switching Li+ Battery Charger.
This patch adds device-tree binding for Summit SMB345, SMB347 and SMB358
chargers.

Signed-off-by: David Heidelberg <david@ixit.cz>
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-18 15:54:50 +02:00
Thierry Reding
b198a6ed02 dt-bindings: tegra: pmc: Add Tegra234 support
The PMC found on Tegra234 is mostly similar to the one on Tegra194 but
supports slightly different I/O pads and wake events.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-18 15:54:47 +02:00
Thierry Reding
e4fb9a715f dt-bindings: fuse: tegra: Add Tegra234 support
The Tegra234 FUSE block is very similar to that on prior chips but not
completely compatible. Document the new compatible string.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-18 15:54:45 +02:00
Thierry Reding
b0e0423cfa dt-bindings: tegra: Add Tegra234 VDK compatible
The NVIDIA Tegra234 VDK is a simulation platform for the Orin SoC. It
supports a subset of the peripherals that will be available in the final
chip and serves as a bootstrapping platform.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-18 15:54:43 +02:00
Thierry Reding
c9e43d13f0 dt-bindings: misc: tegra186-misc: Add Tegra234 support
The MISC block found on Tegra234 is mostly similar to the one on
Tegra194 but supports slightly different register sets that make
it incompatible.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-18 15:54:40 +02:00
Thierry Reding
c8f413b930 dt-bindings: misc: tegra186-misc: Add missing compatible string
Add the missing compatible string for the Tegra194 MISC block.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-18 15:54:37 +02:00
Thierry Reding
54cc33a3a4 dt-bindings: misc: tegra-apbmisc: Add missing compatible strings
The compatible string for the Tegra210 APBMISC block was missing from
the bindings. Add it and while at it, rewrite the description of the
compatible string to make it clearer.

Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-18 15:54:22 +02:00
Geert Uytterhoeven
c91dfc9818 arm64: dts: renesas: r8a774c0: Fix MSIOF1 DMA channels
According to Technical Update TN-RCT-S0352A/E, MSIOF1 DMA can only be
used with SYS-DMAC0 on R-Car E3.

Fixes: 62c0056f1c3eb15d ("arm64: dts: renesas: r8a774c0: Add MSIOF nodes")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20200917132117.8515-3-geert+renesas@glider.be
2020-09-18 09:10:58 +02:00
Geert Uytterhoeven
453802c463 arm64: dts: renesas: r8a77990: Fix MSIOF1 DMA channels
According to Technical Update TN-RCT-S0352A/E, MSIOF1 DMA can only be
used with SYS-DMAC0 on R-Car E3.

Fixes: 8517042060b55a37 ("arm64: dts: renesas: r8a77990: Add DMA properties to MSIOF nodes")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20200917132117.8515-2-geert+renesas@glider.be
2020-09-18 09:10:58 +02:00
Jon Hunter
2b9ee384b4 arm64: tegra: Populate EEPROMs for Jetson Xavier NX
Populate the EEPROMs that are present on the Jetson Xavier NX developer
platform.

Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-17 17:45:42 +02:00
Jon Hunter
a4387f2973 arm64: tegra: Add label properties for EEPROMs
Populate the label property for the AT24 EEPROMs on the various Jetson
platforms. Note that the name 'module' is used to identify the EEPROM
on the processor module board and the name 'system' is used to identify
the EEPROM on the main base board (which is sometimes referred to as
the carrier board).

Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-09-17 17:45:28 +02:00
Krzysztof Kozlowski
6995a4c463 ARM: dts: s5pv210: replace deprecated "gpios" i2c-gpio property in Goni
"gpios" property is deprecated.  Update the Goni DTS to fix
dtbs_checks warnings like:

  i2c-pmic: 'sda-gpios' is a required property
  i2c-pmic: 'scl-gpios' is a required property

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200907161141.31034-24-krzk@kernel.org
2020-09-16 19:17:25 +02:00
Krzysztof Kozlowski
ddeb5e7d3d ARM: dts: s5pv210: replace deprecated "gpios" i2c-gpio property in Aquila
"gpios" property is deprecated.  Update the Aquila DTS to fix
dtbs_checks warnings like:

  i2c-pmic: 'sda-gpios' is a required property
  i2c-pmic: 'scl-gpios' is a required property

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200907161141.31034-23-krzk@kernel.org
2020-09-16 19:16:55 +02:00
Krzysztof Kozlowski
8fbc73dc57 ARM: dts: s5pv210: move fixed regulators under root node in Goni
The fixed regulators are kept under dedicated "regulators" node but this
causes multiple dtschema warnings:

  regulators: $nodename:0: 'regulators' does not match '^([a-z][a-z0-9\\-]+-bus|bus|soc|axi|ahb|apb)(@[0-9a-f]+)?$'
  regulators: #size-cells:0:0: 0 is not one of [1, 2]
  regulators: fixed-regulator@0:reg:0: [0] is too short
  regulators: fixed-regulator@1:reg:0: [1] is too short
  regulators: fixed-regulator@2:reg:0: [2] is too short
  regulators: fixed-regulator@3:reg:0: [3] is too short

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200907161141.31034-22-krzk@kernel.org
2020-09-16 19:16:24 +02:00
Krzysztof Kozlowski
bb4e986068 ARM: dts: s5pv210: move fixed regulators under root node in Aquila
The fixed regulators are kept under dedicated "regulators" node but this
causes multiple dtschema warnings:

  regulators: $nodename:0: 'regulators' does not match '^([a-z][a-z0-9\\-]+-bus|bus|soc|axi|ahb|apb)(@[0-9a-f]+)?$'
  regulators: #size-cells:0:0: 0 is not one of [1, 2]
  regulators: fixed-regulator@0:reg:0: [0] is too short
  regulators: fixed-regulator@1:reg:0: [1] is too short
  regulators: fixed-regulator@2:reg:0: [2] is too short

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200907161141.31034-21-krzk@kernel.org
2020-09-16 19:16:17 +02:00
Krzysztof Kozlowski
fceeb3f69e arm64: dts: exynos: Align OPP table name with dt-schema
Device tree nodes should have hyphens instead of underscores.  This is
also expected by the bindings.

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200903191438.12781-6-krzk@kernel.org
2020-09-16 19:12:50 +02:00
Krzysztof Kozlowski
3a3a5a59ee ARM: dts: exynos: Align OPP table name with dt-schema
Device tree nodes should have hyphens instead of underscores.  This is
also expected by the bindings.

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200903191438.12781-5-krzk@kernel.org
2020-09-16 19:12:06 +02:00
Lars Povlsen
5df5012805 arm64: dts: sparx5: Add spi-nand devices
This patch add spi-nand DT nodes to the applicable Sparx5 boards.

Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com>
Link: https://lore.kernel.org/r/20200824203010.2033-7-lars.povlsen@microchip.com
2020-09-16 11:39:51 +02:00
Lars Povlsen
ba4d1c074f arm64: dts: sparx5: Add spi-nor support
This add spi-nor device nodes to the Sparx5 reference boards.

Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com>
Link: https://lore.kernel.org/r/20200824203010.2033-6-lars.povlsen@microchip.com
2020-09-16 11:38:20 +02:00
Alexandre Belloni
860b6d803f ARM: dts: at91: sama5d2: add missing flexcom spi node properties
SPI nodes require #address-cells and #size-cells add those properties in
the flexcom spi nodes.

Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
Reviewed-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20200831171129.3886857-8-alexandre.belloni@bootlin.com
2020-09-16 10:45:32 +02:00
Alexandre Belloni
996710a895 ARM: dts: at91: add unit-address to memory node
The memory node requires a unit-address, add it.

Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
Reviewed-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20200831171129.3886857-7-alexandre.belloni@bootlin.com
2020-09-16 10:45:32 +02:00
Alexandre Belloni
b0d0c3bba9 ARM: dts: at91: move mmc pinctrl-names property to board dts
Having the pinctrl-names property in the dtsi leads to dtbs_check warnings
when the board dts doesn't define pinctrl-0. Instead, move the property to
the board dts actually using the mmc node.

Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
Reviewed-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20200831171129.3886857-5-alexandre.belloni@bootlin.com
2020-09-16 10:45:21 +02:00
Lars Povlsen
08ee16e954 arm64: dts: sparx5: Add SPI controller and associated mmio-mux
This adds a SPI controller to the Microchip Sparx5 SoC, as well as the
mmio-mux that is required to select the right SPI interface for a
given SPI device.

Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com>
Link: https://lore.kernel.org/r/20200824203010.2033-4-lars.povlsen@microchip.com
2020-09-16 10:34:21 +02:00
Lars Povlsen
b17400c9de MAINTAINERS: Add git tree for Sparx5
This adds a git tree for maintaining the Sparx5 SoC from.

Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com>
Link: https://lore.kernel.org/r/20200914083257.11080-1-lars.povlsen@microchip.com
2020-09-16 09:37:42 +02:00
Lars Povlsen
d14f6a1ae0 arm64: dts: sparx5: Add hwmon temperature sensor
This adds a hwmon temperature node sensor to the Sparx5 SoC.

Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com>
Link: https://lore.kernel.org/r/20200618135951.25441-3-lars.povlsen@microchip.com
2020-09-16 09:36:01 +02:00
Lars Povlsen
45145406f3 arm64: dts: sparx5: Add Sparx5 eMMC support
This adds eMMC support to the applicable Sparx5 board configuration
files.

Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com>
Link: https://lore.kernel.org/r/20200825081357.32354-4-lars.povlsen@microchip.com
2020-09-16 09:29:08 +02:00
Fabrizio Castro
1ada85b620 arm64: dts: renesas: r8a77990: Add DRIF support
Add the DRIF controller nodes for the r8a77990 (a.k.a. R-Car E3).

Please note that R-Car E3 has register BITCTR located at offset
0x80 (this register is not available on the r8a77960 and r8a77951,
whose support has already been upstreamed), and even though it is
not dealt with just yet within the driver, we have to keep that
into account with our device tree nodes.

Also, please note that while testing it has emerged that the
HW User Manual has the wrong DMA details for DRIF2 and DRIF3
on E3, as they are only allowed SYS-DMAC0 rather than SYS-DMAC1
and SYS-DMAC2. An errata addressing this issue will be available
soon.

Signed-off-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com>
Reviewed-by: Chris Paterson <chris.paterson2@renesas.com>
Link: https://lore.kernel.org/r/20200911121259.5669-1-fabrizio.castro.jz@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-09-15 09:46:13 +02:00
Lad Prabhakar
9d8827b27b ARM: dts: r8a7742-iwg21d-q7-dbcm-ca: Add can0 support to camera DB
This patch enables CAN0 interface exposed through connector J4 on the
camera DB.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Chris Paterson <Chris.Paterson2@renesas.com>
Link: https://lore.kernel.org/r/20200911083615.17377-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-09-15 09:46:13 +02:00
Lad Prabhakar
a937909702 ARM: dts: r8a7742: Add VSP support
Add VSP support to R8A7742 (RZ/G1H) SoC dtsi.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Chris Paterson <Chris.Paterson2@renesas.com>
Link: https://lore.kernel.org/r/20200911080929.15058-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2020-09-15 09:46:13 +02:00
Geert Uytterhoeven
c3d91c82c2 arm64: dts: renesas: Drop superfluous pin configuration containers
As the pin configuration child nodes for EtherAVB on the Draak and Ebisu
boards contain only a single configuration, there is no need to wrap
them in additional grandchild containers.  Hence remove the superfluous
level.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20200819123910.19606-1-geert+renesas@glider.be
2020-09-15 09:46:13 +02:00
Andre Przywara
3328c65666 ARM: dts: hisilicon: Fix SP805 clocks
The SP805 DT binding requires two clocks to be specified, but
Hisilicon platform DTs currently only specify one clock.

In practice, Linux would pick a clock named "apb_pclk" for the bus
clock, and the Linux and U-Boot SP805 driver would use the first clock
to derive the actual watchdog counter frequency.

Since currently both are the very same clock, we can just double the
clock reference, and add the correct clock-names, to match the binding.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
2020-09-14 16:31:06 +08:00
Andre Przywara
c26979a7ac ARM: dts: hisilicon: Fix SP804 users
The SP804 binding only specifies one or three clocks, but does not allow
just two clocks.
The HiSi 3620 .dtsi specified two clocks for the two timers, plus gave
one "apb_pclk" clock-name to appease the primecell bus driver.

Extend the clocks by duplicating the first clock to the end of the clock
list, and add two dummy clock-names to make the primecell driver happy.

I don't know what the real APB clock for the IP is, but with the current
DT the first timer clock was used for that, so this change keeps the
current status.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
2020-09-14 16:15:22 +08:00
Andre Przywara
a665b2c1d2 arm64: dts: hisilicon: Fix SP805 clocks
The SP805 DT binding requires two clocks to be specified, but
Hisilicon platform DTs currently only specify one clock.

In practice, Linux would pick a clock named "apb_pclk" for the bus
clock, and the Linux and U-Boot SP805 driver would use the first clock
to derive the actual watchdog counter frequency.

Since currently both are the very same clock, we can just double the
clock reference, and add the correct clock-names, to match the binding.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
2020-09-14 15:27:04 +08:00