21492 Commits

Author SHA1 Message Date
Arnd Bergmann
f458d69bf7 Nuvoton device tree updates for 5.11
- New machines
 
    * Fii Kudo, a NPCM730 BMC
    * Quanta GSJ, a NPCM750 BMC
    * Qanta Olympus RunBMC, a NPCM750 BMC
 
  - Updates to the common device trees and NCPM750 EVB
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEE+nHMAt9PCBDH63wBa3ZZB4FHcJ4FAl/ElgwACgkQa3ZZB4FH
 cJ7/0hAAtEFr3p5kHnfvD8w9N48w45WN0nDPQmqa6WX8d5zquSc1BgCDgjcZOzif
 CXBAYXZKGyUvB0c7ozYmAiY/PyWNehBNlqN6CpKj8EfI9pJ3grs1dY9Ae/l1RUi/
 JyHsbelYJg6vlxxVEpW4tOdO5osE6hgF7L6CW9JoU5zP8IR6eUJnGjJ8RzsM+2R1
 gbMVvS30jHlnXIYI/aGmLnqxfETz4baG8E1HCjDfbCT6lk+G4FZyCFiZn/DTs1Es
 b3I3U9Cm41kDk5rZhoyyV3WiHSHAbJx4sDoqbapk1iEqA1EhyR6/1Fnudf5jxe2o
 f/VpOirPdSay4k1aNpdfpVj50Uk+RwR2z6WqKA7HJ6K1550ILBKPWQ3dw5PInoUE
 cY7GyMpXBl7RBRacM7WU/yLk2uJpsQ4Z+guNGRZ+j4RM40bJkNNhjBCAYLLeH9x6
 J7FtFvIuiHKzsyybosvjsJsa25944tu96Tc4rSmip1FMSv38ZRiJTFBVzzDnGw/F
 wnF7Ed6jfj8YlFst73ElwcLTSc0oa0KAAoqAyFczsZ/aKjif94VReWsxEqWGdy7l
 /R8WIMQw0zg3C6irv15snoNXciZvDaC72AAyjRuPq1/ANGXj3U54wt5KXGGxz+1U
 uY2yRSRoj/4tIu3PxfKVnJEHjuOaoqrjAVWxoDuPWr9tCqD4260=
 =19Ki
 -----END PGP SIGNATURE-----

Merge tag 'nuvoton-5.11-devicetree' of git://git.kernel.org/pub/scm/linux/kernel/git/joel/bmc into arm/dt

Nuvoton device tree updates for 5.11

 - New machines

   * Fii Kudo, a NPCM730 BMC
   * Quanta GSJ, a NPCM750 BMC
   * Qanta Olympus RunBMC, a NPCM750 BMC

 - Updates to the common device trees and NCPM750 EVB

* tag 'nuvoton-5.11-devicetree' of git://git.kernel.org/pub/scm/linux/kernel/git/joel/bmc:
  dt-bindings: vendor-prefixes: Add FII
  ARM: dts: nuvoton: Add Fii Kudo system
  ARM: dts: nuvoton: Add NPCM7xx RunBMC Olympus Quanta machine
  ARM: dts: nuvoton: Add Quanta GSJ BMC
  ARM: dts: nuvoton: Add Quanta GSJ BMC pinctrl
  ARM: dts: nuvoton: Add Nuvoton NPCM730 device tree
  ARM: dts: nuvoton: Add new device nodes to NPCM750 EVB
  ARM: dts: nuvoton: Add new device nodes
  ARM: dts: nuvoton: Add pinctrl and GPIO node
  ARM: dts: nuvoton: Modify timer register size
  ARM: dts: nuvoton: Modify clock parameters

Link: https://lore.kernel.org/r/CACPK8Xd8RaLv_p6t9ckBwCwtZww+2YYOAoAYQdvni0dxc2mS7A@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-12-08 23:43:33 +01:00
Arnd Bergmann
c8b53b1c6b This pull request contains Broadcom ARM-based SoCs changes for 5.11,
please pull the following:
 
 - Vivek updates the Linksys EA9500 DTS by adding the two additional
   switch port nodes (5 & 7), providing a flash partition layout to
   make the device usable with OpenWrt, and finally switches to using
   the pin controller rather than using mdio-mux to get the same outcome.
 
 - Serge fixes the USB Device Tree nodes unit name to be conformant to
   the recommended name patterns.
 
 - Rafal re-arranges all the nodes that belonged to the CRU block to be
   under the CRU node (such as PLLs). He also disables the USB3 PHY node
   for devices that lack USB3 and adds USB3 support to the Luxul XWR-3150
   DTS.
 
 - Jonathan drops the incorrect 'io-channel-ranges' from the Cygnus SoC
   DTSI.
 
 - Maxime disables the Wi-Fi frequencies (around 2.4GHz) for HDMI on the
   Raspberry Pi 4 due to some cross-talk between the two blocks.
 
 - Pavel updates the DWC2 USB controller RX FIFO sizes to be more
   accurate for all BCM283x (Raspberr Pi) SoCs.
 
 - Florian updates all BCM5301x and NSP Device Tree files to allow
   switching the Broadcom B53 Ethernet switch device tree binding to YAML.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEm+Rq3+YGJdiR9yuFh9CWnEQHBwQFAl+9i0cACgkQh9CWnEQH
 BwRLLBAApKr8uw8YxinKC2FlktnR+7/j3fOI/wmlfrqfqJRPxng1YIOFfBrvopSi
 S/0nJZXbSnsqJxnu9YEo5grl/ZTtADuBIpOa2AFvf4JgeIrCW/jkJ1shrh/Flg8U
 XnSh9VjSPpM4074spdwyQ7BvGAsiEk3Z71Bv8rArM81sHvLprqE61HeO30F4c8Ca
 UaJef7eypnEw0YOsibmphpmoYIjhA53nzZi1d9sTMZMvoaN4/JRj54i97glMPwmh
 g7338yVrKdrtf7xg9Q/zFt+yZZ1GeeafbrkEivG6NsXW69WNaDJAFbF+SwcPjNW4
 vLXQp9xjz2cKzQHQcoFpGuSmscTmTli1IaEUl3jU8e9GPgpaRyNkvKoZEHnGvT5u
 3Hrmi3uXn5IS3oO0PgDYLJXISrD02gEzFmuXx5cfDMM9qDIYS0pXndbgulhjxMQi
 e4W2yeXP9NpLAVBOdJftDY5+AgH5ddZOJ5c5nRF9C3DENhvBuzqCVgalKM4AYA/z
 PjlRkjwIVblRHxYJO1S0rTLN51qHwvc/XVaWqVKz4P9zOW1UtbLEZALFVSnv1RFz
 /VyJMupGB6J2U/6ig+2YyfRoDvopgYtEm7F4i3Xza9pBWj+tpO71ncFMGTUd4omM
 jOC36Fti336TvqJyR2wJ9JAdf/035QZnikFz89t8PA6pDcCkRWw=
 =oWAD
 -----END PGP SIGNATURE-----

Merge tag 'arm-soc/for-5.11/devicetree' of https://github.com/Broadcom/stblinux into arm/dt

This pull request contains Broadcom ARM-based SoCs changes for 5.11,
please pull the following:

- Vivek updates the Linksys EA9500 DTS by adding the two additional
  switch port nodes (5 & 7), providing a flash partition layout to
  make the device usable with OpenWrt, and finally switches to using
  the pin controller rather than using mdio-mux to get the same outcome.

- Serge fixes the USB Device Tree nodes unit name to be conformant to
  the recommended name patterns.

- Rafal re-arranges all the nodes that belonged to the CRU block to be
  under the CRU node (such as PLLs). He also disables the USB3 PHY node
  for devices that lack USB3 and adds USB3 support to the Luxul XWR-3150
  DTS.

- Jonathan drops the incorrect 'io-channel-ranges' from the Cygnus SoC
  DTSI.

- Maxime disables the Wi-Fi frequencies (around 2.4GHz) for HDMI on the
  Raspberry Pi 4 due to some cross-talk between the two blocks.

- Pavel updates the DWC2 USB controller RX FIFO sizes to be more
  accurate for all BCM283x (Raspberr Pi) SoCs.

- Florian updates all BCM5301x and NSP Device Tree files to allow
  switching the Broadcom B53 Ethernet switch device tree binding to YAML.

* tag 'arm-soc/for-5.11/devicetree' of https://github.com/Broadcom/stblinux: (22 commits)
  dt-bindings: net: dsa: b53: Add YAML bindings
  ARM: dts: NSP: Provide defaults ports container node
  ARM: dts: NSP: Add a SRAB compatible string for each board
  ARM: dts: NSP: Fix Ethernet switch SGMII register name
  ARM: dts: NSP: Update ethernet switch node name
  ARM: dts: BCM5301X: Provide defaults ports container node
  ARM: dts: BCM5301X: Add a default compatible for switch node
  ARM: dts: BCM5301X: Update Ethernet switch node name
  dt-bindings: net: dsa: Document sfp and managed properties
  dt-bindings: net: dsa: Extend switch nodes pattern
  ARM: dts: bcm283x: increase dwc2's RX FIFO size
  ARM: dts: rpi-4: disable wifi frequencies
  ARM: dts: Cygnus: Drop incorrect io-channel-ranges property.
  ARM: dts: BCM5301X: Enable USB 3 PHY on Luxul XWR-3150
  ARM: dts: BCM5301X: Disable USB 3 PHY on devices without USB 3
  ARM: dts: BCM5301X: Move CRU devices to the CRU node
  ARM: dts: BCM5301X: Linksys EA9500 make use of pinctrl
  ARM: dts: BCM5301X: Use corretc pinctrl compatible for 4709x
  ARM: dts: BCM5301X: Linksys EA9500 add fixed partitions
  ARM: dts: BCM5310X: Harmonize xHCI DT nodes name
  ...

Link: https://lore.kernel.org/r/20201128163410.1691529-3-f.fainelli@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-12-08 23:36:22 +01:00
Arnd Bergmann
915a391915 Our usual bunch of patches to support the Allwinner SoCs, this time
adding:
   - Some nice pinephone additions
   - I2S support for the A64, H3, H5 and H6
   - New boards: Elimo Impetus, Elimo Initium, FriendlyArm ZeroPi, NanoPi R1
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQRcEzekXsqa64kGDp7j7w1vZxhRxQUCX8I0KAAKCRDj7w1vZxhR
 xS3/AQDlamXDfa+nsu9C/ZKbeHkN82m/iqRgSK9WonJHgddCiAEAuuvwBytJVhAg
 E4qZ8vQjuKa2tisQv5b2hPZy/VCEUQk=
 =O2Xu
 -----END PGP SIGNATURE-----

Merge tag 'sunxi-dt-for-5.11' of git://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into arm/dt

Our usual bunch of patches to support the Allwinner SoCs, this time
adding:
  - Some nice pinephone additions
  - I2S support for the A64, H3, H5 and H6
  - New boards: Elimo Impetus, Elimo Initium, FriendlyArm ZeroPi, NanoPi R1

* tag 'sunxi-dt-for-5.11' of git://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux: (21 commits)
  ARM: dts: sun8i-h2-plus-bananapi-m2-zero: add gpio-line-names
  ARM: dts: sun8i: h3: Add initial NanoPi R1 support
  arm64: dts: allwinner: pinephone: Use generic sensor node names
  ARM: dts: sun8i: s3: Add dts for the Elimo Initium SBC
  dt-bindings: arm: sunxi: add Elimo bindings
  ARM: dts: sun8i: s3: Add dtsi for the Elimo Impetus SoM
  arm64: dts: allwinner: pinephone: Add Bluetooth support
  arm64: dts: allwinner: pinephone: Add WiFi support
  arm64: dts: allwinner: pinephone: Add light/proximity sensor
  arm64: dts: allwinner: pinephone: Add LED flash
  arm64: dts: allwinner: pinephone: Set ALDO3 to exactly 3v0
  arm64: dts: allwinner: pinephone: Remove AC power supply
  arm: dts: sunxi: h3/h5: Add I2S2 node
  arm64: dts: allwinner: a64: Add I2S2 node
  arm64: dts: allwinner: h6: Add I2S1 node
  arm64: dts: allwinner: h6: PineH64 model B: Add wifi
  ARM: dts: sun8i-v3s: Add I2C1 PB pins description
  ARM: dts: sun8i: V3/S3: Add UART1 pin definitions to the V3/S3 dtsi
  dt-bindings: vendors: add Elimo Engineering vendor prefix
  ARM: dts: sun8i: add FriendlyArm ZeroPi support
  ...

Link: https://lore.kernel.org/r/551fdf4f-8a0b-4a22-ba49-b4f61520a9ab.lettre@localhost
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-12-08 23:34:53 +01:00
Arnd Bergmann
ab8d302c48 AT91 DT for 5.11:
- fix USB host pinctrl
  - fix DT schema warnings
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEycoQi/giopmpPgB12wIijOdRNOUFAl/BdnkACgkQ2wIijOdR
 NOWimg/9E2ArfvOIKUIw9yeQsEO+3z3FZnloUOb4YuDyI1CjKdZQc08uyb0uIyKP
 u4YY3GdwsN1GL2sFzffMGdl4w/GYQSjZI+4R+8Iw0bZHTccPC79p5j1T54ONoVVB
 gMlbs1ophGVZOGswfYgzxJS27fZ4g9ml1886dJyILjq4qYYUB4u69bmeNgdBTSnV
 VTfsZWkBqHpAe14xjF5Wr8FCAh4jYOi5L4/v3iIdQOvSzj8rF3ucvBT8GOT9NsfV
 gqZKiDHXl6KfUUoXMV158MI8XoWFVeI+I9XmzwSLWVXGhstmyKy72UvkllrjQN/+
 V2dhnRNEUvhMYa8UsgCYiDcZf+FOo4wv48psQKWfp51Ukg0be7BMpHPYGL1ZYapv
 DvLR71XoQ31wiL59WM34jACHl8BsXy3pfBYZHEi8qZwNZ4QuiAYCKGDf0MS7u0oP
 +ShSnDje1Dv0MSdooXo8qtRFf28kQXWWA0uhJ7jT5OeMqAqw+sGGURMwUetHcHei
 jfD4AL1xMRnIbb0Ac63B3wcAnD/FX2WkpUZ39ZoEsfNWroelrLy9vGJDXsbXIznt
 TGNjpHwn1TCN/crnauFgHIQfEmz415Kwx0U6dprC/uwGOGUWYma+22+WV3cD9qF3
 XtCutq1TNuN6YvppnyZ8u3HNmZHrFMwlnp4r/ocsuk2GngchIK8=
 =aETd
 -----END PGP SIGNATURE-----

Merge tag 'at91-dt-5.11' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into arm/dt

AT91 DT for 5.11:

 - fix USB host pinctrl
 - fix DT schema warnings

* tag 'at91-dt-5.11' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux:
  ARM: dts: at91: sama5d3_xplained: add pincontrol for USB Host
  ARM: dts: at91: sama5d4_xplained: add pincontrol for USB Host
  ARM: dts: at91: sam9x60: add pincontrol for USB Host
  ARM: dts: at91: at91-sama5d27_som1: fix EEPROM compatible
  ARM: dts: at91: Fix schema warnings for pwm-leds
  ARM: dts: at91: smartkiz: Reference led node directly

Link: https://lore.kernel.org/r/20201127220403.GA1735041@piout.net
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-12-08 23:33:37 +01:00
Arnd Bergmann
9c49a39c8c ARM: tegra: Device tree changes for v5.11-rc1
This adds support for the Tegra30-based Ouya game console and enhances a
 number of existing device trees. It also fixes a couple of minor issues
 that were found during DT validation.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl/BDkkTHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zodKaD/9acMwK1DVBAhJ4kHIb8l8MMsLJYMc1
 CarL8ItRCVJXeMane3US1gAUmVcXA1NmOUwutS6moyhxt8JWBtNK42f5Dq9DOQ0u
 dyTfklF2JgLPuyu2lxaUbErvqDLvYXNbLv3+tDp67ZbsCuIdslBdy7RSlaCYwHh6
 fx1g2JN/ht9b38DLVSRc/m0Q5mP8+kDnxbTY++//N3t5arT/+MQvEn+WJBvGo2Ae
 p10viQqa4QeoRAfrWCTb3XLrm/hgaexuAuOG2v5U0ByfZf1SPGRe7VCCMOIZfrlO
 /wbiZGLiEhlPscyJfsovXbAFJFeh7wGJGy1TKjCaO/yGMiCxyjq9VD3moRa6dLmf
 dLbaQBtoRJJxWke90ggz6Ue+5LoSAzVDzCK9cWX/Jj0WcKyAkizP93x7P3s4iu6o
 yxIwE/I3IkaEwj9INlYwijdRmmxrZdYgRIEwIf9th2G67fsP1Mr8I1iI1j8Pr5LD
 RSJkkjVgBkCZO8TRh1YmBD0cwHmZYEysIu5SRpcI/qQ+oWOiZC5UeYGA9ueWTz4J
 KjHf2wPL2aWkp2eaMgDfI5nMJQy8qaE/f+GoTJaBOL1CgApCsQLtlGimby7cUu2F
 GT5HHfm+l/pmb706blZyUlG4TCOoDPYVr2j/YHW2yv7fHuW9cspVfkTDjpbHm5NI
 GcZV9PmA8Mx3tA==
 =CH8u
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-5.11-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/dt

ARM: tegra: Device tree changes for v5.11-rc1

This adds support for the Tegra30-based Ouya game console and enhances a
number of existing device trees. It also fixes a couple of minor issues
that were found during DT validation.

* tag 'tegra-for-5.11-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux: (23 commits)
  ARM: tegra: Add EMC OPP and ICC properties to Tegra124 EMC and ACTMON device-tree nodes
  ARM: tegra: Add EMC OPP and ICC properties to Tegra30 EMC and ACTMON device-tree nodes
  ARM: tegra: Add EMC OPP properties to Tegra20 device-trees
  ARM: tegra: Add nvidia,memory-controller phandle to Tegra20 EMC device-tree
  ARM: tegra: Add interconnect properties to Tegra124 device-tree
  ARM: tegra: Add interconnect properties to Tegra30 device-tree
  ARM: tegra: Add interconnect properties to Tegra20 device-tree
  ARM: tegra: acer-a500: Add Embedded Controller
  ARM: tegra: Change order of SATA resets for Tegra124
  ARM: tegra: Correct EMC registers size in Tegra20 device-tree
  ARM: tegra: Properly align clocks for SOCTHERM
  ARM: tegra: Hook up edp interrupt on Tegra124 SOCTHERM
  ARM: tegra: Add missing hot temperatures to Tegra124 thermal-zones
  ARM: tegra: Add missing gpu-throt-level to Tegra124 soctherm
  ARM: tegra: Populate OPP table for Tegra20 Ventana
  ARM: tegra: nexus7: Use panel-lvds as the only panel compatible
  ARM: tegra: nexus7: Rename gpio-hog nodes
  ARM: tegra: nexus7: Add power-supply to lvds-encoder node
  ARM: tegra: nexus7: Improve CPU passive-cooling threshold
  ARM: tegra: nexus7: Correct thermal zone names
  ...

Link: https://lore.kernel.org/r/20201127144329.124891-4-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-11-27 18:04:28 +01:00
Arnd Bergmann
fcc3e3c3a4 STM32 DT updates for v5.11, round 1
Highlights:
 ----------
 
 MCU part:
  -Fix dmamux reg property (length) on stm32h743.
  -Explicitly set DCMI bus type on stm32429i eval board.
 
 MPU part:
  -Enable FIFO mode with half-full threshold for DCMI.
  -Harmonize EHCI/OHCI nodes.
  -Move SDMMC IP version to v2.0 to get features improvements.
  -Add LP-timer wakeup support.
  -Enable crypto/hash/crc support.
  -Explicitly set DCMI bus type on stm32mp157 eval board.
  -Add USB type-c controller (STUSB1600) on stm32mp15 DK boards
   (It is connected to I2C4).
  -Fix dmamux reg property (length) on stm32mp151.
  -Optimize USB OTG FIFO sizes on stm32mp151.
  -Declare tamp node also as "simple-mfd".
 
  -LXA:
   -Document Octavo vendor-prefixes yaml file.
   -Document lxa,stm32mp157c-mc1 in STM32 yaml file.
 
  -DH:
   -Connect PHY IRQ line on DH SoM.
   -Add KS8851 Ethernet support on DHCOM which is mapped to FMC2.
   -Document all DH compatible strings in STM32 yaml file.
   -Add DHCOM based PicoITX board. This board embedds ethernet port,
    USB, CAN LEDS and a custom board-to-board connector.
 -----BEGIN PGP SIGNATURE-----
 
 iQJRBAABCgA7FiEEctl9+nxzUSUqdELdf5rJavIecIUFAl/Au8MdHGFsZXhhbmRy
 ZS50b3JndWVAZm9zcy5zdC5jb20ACgkQf5rJavIecIXyEw//WdCcKbynDRO0GjK3
 sFIAHUBLKt4vZJRD7M5jWojKgcdggl/kaY/k5Us2hr2eLRK0yEG76njIcMEHElxz
 rUnEOcnJ7z0qAXZkaTCbvs/5cLybHEyAfEAl+V4fGPYO0CuJrGKpqz6cliU40VJq
 vWcn7hFhS7wf3bFmJgUeW36mTbBJVFD4xqvdN6ZCV3VeClqCdln7VVz3QcYEU0RW
 7TcJVuvsmBOUseprmzXnTLCiEEG28Y7TexoJgAlwPvcKUlA4RGT8+cvibObTyTN6
 Gvprpgm90M2Lp7RvnHQJ043o6rvu0tKjzHDxr2XIZw4uiwMwn8xtKNJUFiOCMjP4
 YwTGbO1FcDFDGoWoRcFwglJSpSxBxnbFwgmdMYXoIQuJv9wv1AdFQgSknxtJzxTs
 0waE0WY5+YLGFRt4x/tXoP/VCg/U4xbPXc/zOGMZwjHfZXzZyuLVj/Y2uXM2WRZZ
 EUCfsNUQGX460M1MF2ap2d0sI3q6WI1223dIB7bO+QN03gCLoCZ6Rhqb/JJXODu6
 Nm5g5byg4Ov7p4znvAIYbGkcrqecS0YjVM1Lq6gbWV/pgjiNwkjgMuVw7AYND01u
 J7UWvGvJevAIfitCJTG8U66jbY+BKJQsbjHA3x1zOp7F/SnQM3jFIRgKUfrB2kd9
 wPdXEthFxOFTdeyAy994NO8XTJc=
 =O+Lk
 -----END PGP SIGNATURE-----

Merge tag 'stm32-dt-for-v5.11-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32 into arm/dt

STM32 DT updates for v5.11, round 1

Highlights:
----------

MCU part:
 -Fix dmamux reg property (length) on stm32h743.
 -Explicitly set DCMI bus type on stm32429i eval board.

MPU part:
 -Enable FIFO mode with half-full threshold for DCMI.
 -Harmonize EHCI/OHCI nodes.
 -Move SDMMC IP version to v2.0 to get features improvements.
 -Add LP-timer wakeup support.
 -Enable crypto/hash/crc support.
 -Explicitly set DCMI bus type on stm32mp157 eval board.
 -Add USB type-c controller (STUSB1600) on stm32mp15 DK boards
  (It is connected to I2C4).
 -Fix dmamux reg property (length) on stm32mp151.
 -Optimize USB OTG FIFO sizes on stm32mp151.
 -Declare tamp node also as "simple-mfd".

 -LXA:
  -Document Octavo vendor-prefixes yaml file.
  -Document lxa,stm32mp157c-mc1 in STM32 yaml file.

 -DH:
  -Connect PHY IRQ line on DH SoM.
  -Add KS8851 Ethernet support on DHCOM which is mapped to FMC2.
  -Document all DH compatible strings in STM32 yaml file.
  -Add DHCOM based PicoITX board. This board embedds ethernet port,
   USB, CAN LEDS and a custom board-to-board connector.

* tag 'stm32-dt-for-v5.11-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32: (34 commits)
  ARM: dts: stm32: lxa-mc1: add OSD32MP15x to list of compatibles
  dt-bindings: arm: stm32: add extra SiP compatible for lxa,stm32mp157c-mc1
  dt-bindings: vendor-prefixes: document Octavo Systems oct prefix
  ARM: dts: stm32: Add DHCOM based PicoITX board
  dt-bindings: arm: stm32: Add compatible strings for DH SoMs and boards
  ARM: dts: stm32: support child mfd cells for the stm32mp1 TAMP syscon
  dt-bindings: arm: stm32: add simple-mfd compatible for tamp node
  ARM: dts: stm32: update stm32mp151 for remote proc synchronization support
  ARM: dts: stm32: adjust USB OTG gadget fifo sizes in stm32mp151
  ARM: dts: stm32: fix dmamux reg property on stm32h743
  ARM: dts: stm32: fix dmamux reg property on stm32mp151
  ARM: dts: stm32: fix mdma1 clients channel priority level on stm32mp151
  ARM: dts: stm32: add STUSB1600 Type-C using I2C4 on stm32mp15xx-dkx
  dt-bindings: usb: Add DT bindings for STUSB160x Type-C controller
  dt-bindings: connector: add typec-power-opmode property to usb-connector
  ARM: dts: stm32: reorder spi4 within stm32mp15-pinctrl
  ARM: dts: stm32: set bus-type in DCMI endpoint for stm32429i-eval board
  ARM: dts: stm32: set bus-type in DCMI endpoint for stm32mp157c-ev1 board
  ARM: dts: stm32: enable CRYP by default on stm32mp15
  ARM: dts: stm32: enable CRC1 by default on stm32mp15
  ...

Link: https://lore.kernel.org/r/873c17a5-28d5-9261-f691-1b917611c932@foss.st.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-11-27 18:00:08 +01:00
Arnd Bergmann
3a53840627 Devicetree changes for omaps for v5.11 merge window
- Two non-urgent pandaboard updates to get gpio button and bluetooth
   working on pandaboard-es
 
 - Updates to follow devicetree binding docs for dwc3 and pwm-leds
 
 - Add initial support for droid bionic based on what we have for droid4
 
 - Add second sha instance for dra7
 
 - Add eQEP nodes for am335x for boneblue
 
 - Fix wrong comments for am335x gpio_31
 -----BEGIN PGP SIGNATURE-----
 
 iQJFBAABCAAvFiEEkgNvrZJU/QSQYIcQG9Q+yVyrpXMFAl/Aq4ARHHRvbnlAYXRv
 bWlkZS5jb20ACgkQG9Q+yVyrpXPxVg/9Gcw/MabrgYLZfDiDqtDJooNz0nBMTGVF
 eRGqUUnf5DBaOvJpq+nliqSvpl0BGnReYr48d9iqs4avZAUoBH14m8vGMgrS8ppc
 84j/g4kYEMdmriWoPuAmQKLKoxyAv886I5Zv665vy2MGFAJYhXOhtLcZTf8IAbU+
 Ln9nBntAk9/1bRQEpbSMyVOZ0NQLSeA3xxXIiyV+Y6hEUUbh+7jqXzwRR6O7UEVz
 WDSHofUmr3FoJyVkjUzxeqfTE18DEV/EIP+0FzxWFy6nDNGSDC9vXmJGPa4Ll8f7
 Hw7JO9j0fZjom+OHh28jG0syARws/cE4v3EvvNuEKrMJoyBi0+Y4Paov8AOb/LpL
 j7JYgounOt0BSnnoZQILvLH34p+kZqj8Rw3nvf23bVASgTouOCYLpLjS8DDg1tzI
 v6O+hYbi7f2XR4b7u8ZpEXrjiO335MiZl530XU5GihXza5Keg/qDSF9uSmxkAGvD
 FIB2agmGfVj6Uk1LcR7JTfY+BHDWeRw7Om5EEEhiH9SBGVfZkLFnH7GkwtcG63nY
 EoPPocqw0Tdldgn0dxRAiTP3nbN28KRIrNNmePh6jfBcWLUtAxUREJZVoDq8tH2P
 YwwLm1RbCFm8B7RcRSHmBB6PAyWbmtczoaZ6jF0ehXz72w1jACu6KvE+VYkLr9Bc
 gCXfxbUycio=
 =7jNq
 -----END PGP SIGNATURE-----

Merge tag 'omap-for-v5.11/dt-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap into arm/dt

Devicetree changes for omaps for v5.11 merge window

- Two non-urgent pandaboard updates to get gpio button and bluetooth
  working on pandaboard-es

- Updates to follow devicetree binding docs for dwc3 and pwm-leds

- Add initial support for droid bionic based on what we have for droid4

- Add second sha instance for dra7

- Add eQEP nodes for am335x for boneblue

- Fix wrong comments for am335x gpio_31

* tag 'omap-for-v5.11/dt-signed' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap:
  ARM: dts: am335x: Fix comments for AM335X_PIN_GPMC_WPN pin in GPIO mode
  ARM: dts: am335x-boneblue: Enable eQEP
  ARM: dts: am33xx: Add nodes for eQEP
  ARM: dts: dra7: add second SHA instance
  ARM: dts: xt875: add section for kionix kxtf9
  ARM: dts: mapphone: separate out xt894 specific things
  ARM: dts: omap: Fix schema warnings for pwm-leds
  ARM: dts: omap5: Harmonize DWC USB3 DT nodes name
  ARM: dts: am437x: Correct DWC USB3 compatible string
  ARM: dts: pandaboard es: add bluetooth uart for HCI
  ARM: dts: pandaboard: fix pinmux for gpio user button of Pandaboard ES

Link: https://lore.kernel.org/r/pull-1606462656-588116@atomide.com-2
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-11-27 17:58:28 +01:00
Arnd Bergmann
3319f1489e ARM: DT: Hisilicon ARM32 DT updates for 5.11
- Cleanups of the hisilicon DTS to align with the dtschema including
   serial, usb, amba-bus, memory, mmc, spi and syscon. All of them do not
   have any functional effect except passing dtschema checks or dtc W=2
   builds.
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJfvPQXAAoJEAvIV27ZiWZcQUsP+wazNI5151o1vuHn4YkxAXbY
 SUKEi/OVt7FMueinRpaSXxw1bnbv3QDEl7YFLZVFeE34yKgAnZaUjcOF9SZiJ+Uc
 5SQm1LihIL9PBuOdzWBRmypPS0K08Kch5iubGgLCs+eLgeRDNaxxW3/fHQQi1MVy
 XU+j0Ziaf0QAvajBDpQ5zlEVK6V5Iqg9wmG3rDOxTviQm43DHV2B1nf0WSm8JRWp
 l0qb+ipEHaxE6VAXZC0XiTsZd0OHrZ2jWJqdKWSS8Id+X5k0BHjt+9/vf9BVJHP5
 ZXMwt/OnM5b14XG0rICKxove+o2DA2CUF6hLWTMW1rYH/HXfRwZZuKUvaMNGtlqD
 bWEhFdWofYv137sxmB3Kov2RVUuoo+WAK2ZD4TK4nw7QPkSWLs32DuhY64cIc3n5
 0Rw2XSrKNFCMRdFzn0IfQAWerVaDmsLqDVsXe+TOjOKXXn6LM+ZoYO8Mp+MI3fBx
 o5HDhzn2xgut9/ZyJ+0Zq78nJNDo5exF650YLvT9ygy7C6siYne5iZt8Nue2fLNZ
 zPQOQ5Vqw0GDGpXg46ssMXqihvYBrg2vSFRn5tIj8Lbb/+eGBlVcoy8jywudeiQ/
 /NUeDSDr3AmuMJDR7OEnwlqrs1dq/RDLT2JFiCH2FfQc94A0ceqvMixJn6ZfbppL
 xORE0mUES/h8vsej/qpZ
 =a9Ci
 -----END PGP SIGNATURE-----

Merge tag 'hisi-arm32-dt-for-5.11' of git://github.com/hisilicon/linux-hisi into arm/dt

ARM: DT: Hisilicon ARM32 DT updates for 5.11

- Cleanups of the hisilicon DTS to align with the dtschema including
  serial, usb, amba-bus, memory, mmc, spi and syscon. All of them do not
  have any functional effect except passing dtschema checks or dtc W=2
  builds.

* tag 'hisi-arm32-dt-for-5.11' of git://github.com/hisilicon/linux-hisi:
  ARM: dts: hisilicon: fix errors detected by syscon.yaml
  ARM: dts: hisilicon: fix errors detected by spi-pl022.yaml
  ARM: dts: hisilicon: fix errors detected by synopsys-dw-mshc.yaml
  ARM: dts: hisilicon: fix errors detected by root-node.yaml
  ARM: dts: hisilicon: fix errors detected by simple-bus.yaml
  ARM: dts: hisilicon: fix errors detected by usb yaml
  ARM: dts: hisilicon: fix errors detected by pl011.yaml
  ARM: dts: hisilicon: fix errors detected by snps-dw-apb-uart.yaml

Link: https://lore.kernel.org/r/5FBDC347.4050102@hisilicon.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2020-11-26 22:09:36 +01:00
Dmitry Osipenko
d63250d7fd ARM: tegra: Add EMC OPP and ICC properties to Tegra124 EMC and ACTMON device-tree nodes
Add EMC OPP DVFS/DFS tables and interconnect paths that will be used for
dynamic memory bandwidth scaling based on memory utilization statistics.
Update board device-trees by removing unsupported EMC OPPs.

Note that ACTMON watches all memory interconnect paths, but we use a
single CPU-READ interconnect path for driving memory bandwidth, for
simplicity.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:08:39 +01:00
Dmitry Osipenko
881741fa44 ARM: tegra: Add EMC OPP and ICC properties to Tegra30 EMC and ACTMON device-tree nodes
Add EMC OPP tables and interconnect paths that will be used for
dynamic memory bandwidth scaling based on memory utilization statistics.
Update board device-trees by removing unsupported EMC OPPs.

Note that ACTMON watches all memory interconnect paths, but we use a
single CPU-READ interconnect path for driving memory bandwidth, for
simplicity.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:08:29 +01:00
Dmitry Osipenko
f5204ac47b ARM: tegra: Add EMC OPP properties to Tegra20 device-trees
Add EMC OPP DVFS tables and update board device-trees by removing
unsupported OPPs.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:08:17 +01:00
Dmitry Osipenko
b97967d7d5 ARM: tegra: Add nvidia,memory-controller phandle to Tegra20 EMC device-tree
Add nvidia,memory-controller to the Tegra20 External Memory Controller
node. This allows to perform a direct lookup of the Memory Controller
instead of walking up the whole tree. This puts Tegra20 device-tree on
par with Tegra30+.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:07:49 +01:00
Dmitry Osipenko
5cf0cdbd55 ARM: tegra: Add interconnect properties to Tegra124 device-tree
Add interconnect properties to the Memory Controller, External Memory
Controller and the Display Controller nodes in order to describe hardware
interconnection.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:07:39 +01:00
Dmitry Osipenko
69ea8fa77f ARM: tegra: Add interconnect properties to Tegra30 device-tree
Add interconnect properties to the Memory Controller, External Memory
Controller and the Display Controller nodes in order to describe hardware
interconnection.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:07:25 +01:00
Dmitry Osipenko
30b81e77a0 ARM: tegra: Add interconnect properties to Tegra20 device-tree
Add interconnect properties to the Memory Controller, External Memory
Controller and the Display Controller nodes in order to describe hardware
interconnection.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:07:14 +01:00
Dmitry Osipenko
d3e815eaab ARM: tegra: acer-a500: Add Embedded Controller
This patch adds device-tree node for the Embedded Controller which is
found on the Picasso board. The Embedded Controller itself is ENE KB930,
it provides functions like battery-gauge/LED/GPIO/etc and it uses firmware
that is specifically customized for the Acer A500 device.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:48 +01:00
Sowjanya Komatineni
dd2a21d093 ARM: tegra: Change order of SATA resets for Tegra124
Tegra AHCI dt-binding doc is converted from text based to yaml based.

dtbs_check valdiation strictly follows reset-names order specified
in yaml dt-binding.

Tegra124 thru Tegra210 has 3 resets sata, sata-oob and sata-cold.
Tegra186 has 2 resets sata and sata-cold.

This patch changes order of SATA resets to maintain proper resets
order for commonly available resets across Tegra124 thru Tegra186
for dtbs_check to pass.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:47 +01:00
Dmitry Osipenko
8b809ba66c ARM: tegra: Correct EMC registers size in Tegra20 device-tree
Fix the size of Tegra20 EMC registers, which should be twice bigger.

Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:47 +01:00
Thierry Reding
6fb123f1f5 ARM: tegra: Properly align clocks for SOCTHERM
Entries on subsequent lines should be aligned with the entry on the
first line.

Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:47 +01:00
Thierry Reding
17401ce98e ARM: tegra: Hook up edp interrupt on Tegra124 SOCTHERM
For some reason this was never hooked up. Do it now so that over-current
interrupts can be logged.

Reported-by: Nicolas Chauvet <kwizart@gmail.com>
Suggested-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:47 +01:00
Nicolas Chauvet
252cc72af6 ARM: tegra: Add missing hot temperatures to Tegra124 thermal-zones
According to dmesg, thermal-zones for mem and cpu are missing hot
temperatures properties.

  throttrip: pll: missing hot temperature
...
  throttrip: mem: missing hot temperature
...

Adding them will clear the messages.

Signed-off-by: Nicolas Chauvet <kwizart@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:47 +01:00
Nicolas Chauvet
37ac8c4c04 ARM: tegra: Add missing gpu-throt-level to Tegra124 soctherm
On Jetson TK1 the following message can be seen:

 tegra_soctherm 700e2000.thermal-sensor: throttle-cfg: heavy: no throt prop or invalid prop

This patch will fix the invalid prop issue according to the binding.

Signed-off-by: Nicolas Chauvet <kwizart@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:46 +01:00
Jon Hunter
bd7cd7e05a ARM: tegra: Populate OPP table for Tegra20 Ventana
Commit 9ce274630495 ("cpufreq: tegra20: Use generic cpufreq-dt driver
(Tegra30 supported now)") update the Tegra20 CPUFREQ driver to use the
generic CPUFREQ device-tree driver. Since this change CPUFREQ support
on the Tegra20 Ventana platform has been broken because the necessary
device-tree nodes with the operating point information are not populated
for this platform. Fix this by updating device-tree for Venata to
include the operating point informration for Tegra20.

Fixes: 9ce274630495 ("cpufreq: tegra20: Use generic cpufreq-dt driver (Tegra30 supported now)")
Cc: stable@vger.kernel.org
Signed-off-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:46 +01:00
Dmitry Osipenko
a21f18a993 ARM: tegra: nexus7: Use panel-lvds as the only panel compatible
Depending on a driver probe order, panel-simple driver may probe first,
which results in this error:

  panel-simple display-panel: Reject override mode: panel has a fixed mode

We don't want to use panel-simple anyways because customized timings are
preferred for Nexus 7, hence remove the panel-simple compatibles from the
panel node.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:46 +01:00
Dmitry Osipenko
b8ae171506 ARM: tegra: nexus7: Rename gpio-hog nodes
Devicetree schema now requires gpio-hog nodes to have a certain naming
pattern, like a -hog suffix. This patch fixes dtbs_check warnings about
the names.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:46 +01:00
Dmitry Osipenko
810719453c ARM: tegra: nexus7: Add power-supply to lvds-encoder node
The lvds-encoder binding now supports power-supply property, let's specify
it in the device-tree for completeness.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:45 +01:00
Dmitry Osipenko
2b22393b27 ARM: tegra: nexus7: Improve CPU passive-cooling threshold
The current CPU thermal limit is a bit inappropriate for Nexus 7 once
device is getting used on a daily bases. For example, currently it's may
be impossible to watch a hardware accelerated 720p video without hitting
a severe CPU throttling, which ruins user experience. This patch improves
the thermal throttling thresholds.

In my experience setting CPU thermal threshold to 57C provides the most
reasonable result, where device is a bit warm under constant load and
not getting overly hot, in the same time performance is okay. Let's bump
the passive-cooling threshold from 50C to 57C and also lower the thermal
hysteresis to 0.2C in order to make throttling more reactive.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:45 +01:00
Dmitry Osipenko
8857779a9f ARM: tegra: nexus7: Correct thermal zone names
Rename thermal zones in order fix dt_binding_check warning telling that
names do not match the expected pattern.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:45 +01:00
Dmitry Osipenko
5b0455f82b ARM: tegra: acer-a500: Add power-supply to lvds-encoder node
The lvds-encoder binding now supports power-supply property, let's specify
it in the device-tree for completeness.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:44 +01:00
Dmitry Osipenko
94f13b9ca3 ARM: tegra: acer-a500: Correct thermal zone names
Rename thermal zones in order fix dt_binding_check warning telling that
names do not match the expected pattern.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:44 +01:00
Peter Geis
d7195ac5c9 ARM: tegra: Add device-tree for Ouya
The Ouya was the sole device produced by Ouya Inc in 2013.
It was a game console originally running Android 5 on top of Linux 3.1.10.

This patch adds the device tree supporting the Ouya.
It has been tested on the original variant with Samsung ram.

Signed-off-by: Peter Geis <pgwipeout@gmail.com>
Reviewed-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2020-11-26 19:06:44 +01:00
Ahmad Fatoum
6660e24455 ARM: dts: stm32: lxa-mc1: add OSD32MP15x to list of compatibles
Earlier commit modified the binding, so the SiP is to be specified
as well. Adjust the device tree accordingly.

Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Marek Vasut
ac68793f49 ARM: dts: stm32: Add DHCOM based PicoITX board
Add DT for DH PicoITX unit, which is a bare-bones carrier board for
the DHCOM. The board has ethernet port, USB, CAN, LEDs and a custom
board-to-board expansion connector.

Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Alexandre Torgue <alexandre.torgue@st.com>
Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com>
Cc: Patrice Chotard <patrice.chotard@st.com>
Cc: Patrick Delaunay <patrick.delaunay@st.com>
Cc: linux-stm32@st-md-mailman.stormreply.com
To: linux-arm-kernel@lists.infradead.org
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Ahmad Fatoum
b19d3a55d4 ARM: dts: stm32: support child mfd cells for the stm32mp1 TAMP syscon
The stm32mp1 TAMP peripheral has 32 backup registers that survive
a warm reset. This makes them suitable for storing a reboot
mode, which the vendor's kernel tree is already doing[0].

The actual syscon-reboot-mode child node can be added by a board.dts or
fixed up by the bootloader. For the child node to be probed, the
compatible needs to include simple-mfd. The binding now specifies this,
so have the SoC dtsi adhere to it.

[0]: https://github.com/STMicroelectronics/linux/commit/2e9bfc29dd

Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Arnaud Pouliquen
4c903a9464 ARM: dts: stm32: update stm32mp151 for remote proc synchronization support
Two backup registers are used to store the Cortex-M4 state and the resource
table address.
Declare the tamp node and add associated properties in m4_rproc node
to allow Linux to attach to a firmware loaded by the first boot stages.

Associated driver implementation is available in commit 9276536f455b3
("remoteproc: stm32: Parse syscon that will manage M4 synchronisation").

Signed-off-by: Arnaud Pouliquen <arnaud.pouliquen@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Amelie Delaunay
d27209f04d ARM: dts: stm32: adjust USB OTG gadget fifo sizes in stm32mp151
Defaut use case on stm32mp151 USB OTG is ethernet gadget, using EP1 bulk
endpoint (MPS=512 bytes) and EP2 interrupt endpoint (MPS=16 bytes).
This patch optimizes USB OTG FIFO sizes accordingly.

Signed-off-by: Amelie Delaunay <amelie.delaunay@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Amelie Delaunay
7e4bc946db ARM: dts: stm32: fix dmamux reg property on stm32h743
Reg property length should cover all DMAMUX_CxCR registers.
DMAMUX_CxCR Address offset: 0x000 + 0x04 * x (x = 0 to 15), so latest
offset is at 0x3c, so length should be 0x40.

Signed-off-by: Amelie Delaunay <amelie.delaunay@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Amelie Delaunay
e3b37ca311 ARM: dts: stm32: fix dmamux reg property on stm32mp151
Reg property length should cover all DMAMUX_CxCR registers.
DMAMUX_CxCR Address offset: 0x000 + 0x04 * x (x = 0 to 15), so latest
offset is at 0x3c, so length should be 0x40.

Signed-off-by: Amelie Delaunay <amelie.delaunay@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Amelie Delaunay
fc082d2bb2 ARM: dts: stm32: fix mdma1 clients channel priority level on stm32mp151
Update mdma1 clients channel priority level following stm32-mdma bindings.

Signed-off-by: Amelie Delaunay <amelie.delaunay@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Amelie Delaunay
83686162c0 ARM: dts: stm32: add STUSB1600 Type-C using I2C4 on stm32mp15xx-dkx
This patch adds support for STUSB1600 USB Type-C port controller, used on
I2C4 on stm32mp15xx-dkx.
The default configuration on this board, on Type-C connector, is:
- Dual Power Role (DRP), so set power-role to "dual";
- Vbus limited to 500mA, so set typec-power-opmode to "default" (it means
  500mA in USB 2.0).
typec-power-opmode is used to reconfigure the STUSB1600 advertising of
current capability when its NVM is not in line with the board layout.
On stm32mp15xx-dkx, Vbus power source of STUSB1600 is 5V_VIN. So power
operation mode depends on the power supply used. To avoid any power
issues, it is better to limit Vbus to 500mA on this board.
ALERT# is the interrupt pin of STUSB1600. It needs an external pull-up, and
signal is active low.

USB OTG controller ID and Vbus signals are not connected on stm32mp15xx-dkx
boards, so disconnection are not detected.
Without DWC2 usb-role-switch:
- if you unplug the USB cable from the Type-C port, you have to manually
disconnect the USB gadget:
echo disconnect > /sys/devices/platform/soc/49000000.usb-otg/udc/49000000.usb-otg/soft_connect
- Then you can plug the USB cable again in the Type-C port, and manually
reconnect the USB gadget:
echo connect > /sys/devices/platform/soc/49000000.usb-otg/udc/49000000.usb-otg/soft_connect
With DWC2 usb-role-switch, USB gadget is dynamically disconnected or connected.

Signed-off-by: Amelie Delaunay <amelie.delaunay@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Patrick Delaunay
dc37a51b25 ARM: dts: stm32: reorder spi4 within stm32mp15-pinctrl
Move spi4 at the right alphabetical place within stm32mp15-pinctrl

Fixes: 4fe663890ac5 ("ARM: dts: stm32: Fix spi4 pins in stm32mp15-pinctrl")
Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Hugues Fruchet
096b0243fa ARM: dts: stm32: set bus-type in DCMI endpoint for stm32429i-eval board
Explicitly set bus-type to parallel mode in DCMI endpoint (bus-type=5).

Signed-off-by: Hugues Fruchet <hugues.fruchet@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Hugues Fruchet
07e3454493 ARM: dts: stm32: set bus-type in DCMI endpoint for stm32mp157c-ev1 board
Explicitly set bus-type to parallel mode in DCMI endpoint (bus-type=5).

Signed-off-by: Hugues Fruchet <hugues.fruchet@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Lionel Debieve
b6aa35c739 ARM: dts: stm32: enable CRYP by default on stm32mp15
Enable CRYP1 device for cryp accelerated support on
stm32mp157C-EV1/DK2 STMicroelectronics platforms.

Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com>
Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Nicolas Toromanoff
ee0035b233 ARM: dts: stm32: enable CRC1 by default on stm32mp15
Enable CRC1 device for CRC-32 accelerated support on
stm32mp15 STMicroelectronics platforms.

Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com>
Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Lionel Debieve
304b5691bf ARM: dts: stm32: enable HASH by default on stm32mp15
Enable HASH1 device for HASH accelerated support on
stm32mp15 STMicroelectronics platforms.

Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Fabrice Gasnier
928caf877d ARM: dts: stm32: Add LP timer wakeup-source on stm32mp151
LP timer can be used to wakeup from stop mode on stm32mp151.
Add wakeup-source properties to all LP timer instances.

Signed-off-by: Fabrice Gasnier <fabrice.gasnier@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Fabrice Gasnier
f885fbca0f ARM: dts: stm32: Add LP timer irqs on stm32mp151
Add all LP timer irqs on stm32mp151.

Signed-off-by: Fabrice Gasnier <fabrice.gasnier@st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Yann Gautier
08f07e9a19 ARM: dts: stm32: update sdmmc IP version for STM32MP15
Update the IP version to v2.0, which supports linked lists in internal DMA,
and is present in STM32MP1 SoCs.

The mmci driver supports the v2.0 periph id since 7a2a98be672b ("mmc: mmci:
Add support for sdmmc variant revision 2.0"), so it's now Ok to add it into
the SoC device tree to benefit from the improved DMA support.

Signed-off-by: Ludovic Barre <ludovic.barre@st.com>
Signed-off-by: Yann Gautier <yann.gautier@st.com>
Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00
Serge Semin
4f551b7bba ARM: dts: stm32: Harmonize EHCI/OHCI DT nodes name on stm32mp15
In accordance with the Generic EHCI/OHCI bindings the corresponding node
name is suppose to comply with the Generic USB HCD DT schema, which
requires the USB nodes to have the name acceptable by the regexp:
"^usb(@.*)?" . Make sure the "generic-ehci" and "generic-ohci"-compatible
nodes are correctly named.

Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
Acked-by: Amelie Delaunay <amelie.delaunay@st.com>
Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
2020-11-26 14:42:41 +01:00