Vidya Sagar 0983529d75 phy: tegra: p2u: Set ENABLE_L2_EXIT_RATE_CHANGE in calibration
Set ENABLE_L2_EXIT_RATE_CHANGE register bit to request UPHY PLL rate change
to Gen1 during initialization. This helps in the below surprise link down
cases,
  - Surprise link down happens at Gen3/Gen4 link speed.
  - Surprise link down happens and external REFCLK is cut off, which causes
UPHY PLL rate to deviate to an invalid rate.

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Link: https://lore.kernel.org/r/20221013183854.21087-9-vidyas@nvidia.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
2022-10-28 17:43:12 +05:30
..
2022-10-10 13:28:06 -07:00
2022-10-10 09:10:28 -07:00
2022-10-07 10:48:49 -07:00
2022-10-12 10:23:24 -07:00
2022-10-12 10:23:24 -07:00
2022-10-11 17:42:58 -06:00
2022-10-08 09:46:29 -07:00
2022-10-14 18:41:41 -07:00
2022-10-12 10:23:24 -07:00
2022-10-11 10:53:25 -07:00
2022-10-10 13:59:01 -07:00
2022-10-11 10:53:25 -07:00
2022-10-10 13:20:53 -07:00
2022-10-12 10:23:24 -07:00
2022-10-09 14:05:15 -07:00
2022-10-07 11:24:20 -07:00
2022-10-14 18:41:41 -07:00
2022-10-10 13:13:51 -07:00
2022-10-14 12:38:03 -07:00
2022-10-12 10:23:24 -07:00
2022-10-12 10:35:20 -07:00
2022-10-10 09:10:28 -07:00
2022-10-07 11:32:10 -07:00
2022-10-07 11:24:20 -07:00
2022-10-14 18:36:42 -07:00
2022-10-07 16:13:55 -07:00
2022-10-04 19:36:53 -07:00
2022-10-07 12:33:18 -07:00
2022-10-10 14:02:53 -07:00
2022-10-12 14:46:48 -07:00
2022-10-10 14:02:53 -07:00
2022-10-13 10:31:13 -07:00
2022-10-12 14:39:38 -07:00