Emil Tantilov 16b359498b ixgbevf: add support for DMA_ATTR_SKIP_CPU_SYNC/WEAK_ORDERING
Based on commit 5be5955425c2
("igb: update driver to make use of DMA_ATTR_SKIP_CPU_SYNC")
and
commit 7bd175928280 ("igb: Add support for DMA_ATTR_WEAK_ORDERING")

Convert the calls to dma_map/unmap_page() to the attributes version
and add DMA_ATTR_SKIP_CPU_SYNC/WEAK_ORDERING which should help
improve performance on some platforms.

Move sync_for_cpu call before we perform a prefetch to avoid
invalidating the first 128 bytes of the packet on architectures where
that call may invalidate the cache.

Signed-off-by: Emil Tantilov <emil.s.tantilov@intel.com>
Tested-by: Krishneil Singh <krishneil.k.singh@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
2018-01-26 07:46:50 -08:00
..
2017-11-14 16:54:12 -08:00
2018-01-04 17:06:25 +01:00
2017-11-16 12:47:46 -08:00
2017-11-17 14:58:01 -08:00
2017-11-15 13:46:33 -08:00
2017-11-13 21:14:07 -08:00
2017-11-16 09:10:59 -08:00
2017-11-15 13:35:43 -08:00
2017-11-17 20:16:20 -08:00
2017-11-13 01:34:14 +01:00
2017-12-08 13:18:47 -08:00
2017-11-16 16:05:01 -08:00
2017-11-15 13:46:33 -08:00
2018-01-09 14:19:41 +01:00
2017-11-13 12:10:24 -08:00
2017-11-16 09:10:59 -08:00
2017-11-15 10:56:56 -08:00
2017-11-16 13:06:27 -08:00
2017-11-22 21:09:18 -10:00
2017-11-16 09:15:57 -08:00
2017-11-17 20:14:10 -08:00
2017-11-16 16:05:01 -08:00
2017-11-17 20:12:08 -08:00
2017-11-14 16:54:12 -08:00
2017-12-18 13:55:43 -07:00
2018-01-23 09:16:05 +01:00
2017-11-14 16:47:47 -08:00
2017-11-20 21:50:24 -10:00
2017-12-14 21:01:40 +02:00
2017-11-16 09:10:59 -08:00
2017-11-16 09:10:59 -08:00
2018-01-12 10:00:15 -08:00