Suravee Suthikulpanit 1e98a35da4 iommu/amd: Introduce Support for Extended Feature 2 Register
AMD IOMMU spec introduces additional extended feature register
in the IVRS IVHD offset 80h (for IVHD type 11h and 40h) and MMIO
offset 1A0h.

Signed-off-by: Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>
Link: https://lore.kernel.org/r/20220713225651.20758-3-suravee.suthikulpanit@amd.com
Signed-off-by: Joerg Roedel <jroedel@suse.de>
2022-07-15 10:41:02 +02:00
..
2022-05-31 09:56:54 -07:00
2022-02-28 13:25:49 +01:00
2021-04-07 10:54:29 +02:00
2022-02-28 13:25:49 +01:00
2022-02-28 13:25:49 +01:00
2022-02-28 13:25:49 +01:00
2022-02-28 13:25:49 +01:00