Dillon Varone 2267a195e2 drm/amd/display: Disable DTB Ref Clock Switching in dcn32
[How & Why]
To be enabled once PMFW supports it.

Signed-off-by: Dillon Varone <dillon.varone@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-06-03 16:45:00 -04:00
..
2022-04-30 10:24:21 -07:00
2022-03-25 13:35:34 -07:00
2022-04-27 09:41:54 -07:00
2022-04-06 08:47:52 -06:00
2022-03-23 18:03:08 -07:00
2022-03-31 13:57:15 -07:00
2022-04-08 12:59:43 -07:00
2022-03-24 18:12:09 -07:00
2022-05-03 16:08:48 +10:00
2022-04-07 06:35:34 -10:00
2022-04-27 20:36:47 +02:00
2022-04-23 09:52:07 -07:00
2022-04-23 09:46:44 -07:00
2022-03-25 13:56:18 -07:00
2022-05-03 16:08:48 +10:00
2022-03-21 18:33:57 -07:00
2022-03-30 10:04:11 -07:00
2022-04-07 06:35:34 -10:00
2022-03-21 14:46:01 -07:00
2022-03-30 10:50:48 -07:00
2022-04-01 09:37:18 -07:00
2022-04-21 07:36:56 -04:00
2022-04-19 10:30:43 -07:00
2022-04-28 16:51:24 +02:00
2022-04-05 10:40:52 -07:00
2022-03-31 13:57:15 -07:00
2022-04-05 10:40:52 -07:00
2022-03-31 14:14:03 -07:00