David Daney 2c8c53e28f MIPS: Optimize TLB handlers for Octeon CPUs
Octeon can use scratch registers in the TLB handlers.  Octeon II can
use LDX instructions.

Signed-off-by: David Daney <ddaney@caviumnetworks.com>
To: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/1904/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2011-01-18 19:30:23 +01:00
..
2011-01-13 17:32:47 -08:00
2010-12-22 18:57:02 +01:00
2011-01-13 17:32:47 -08:00
2011-01-13 17:32:40 -08:00
2011-01-13 17:32:40 -08:00
2011-01-13 17:32:47 -08:00