Kelvin Cheung 2fa36399e6 MIPS: Add CPU support for Loongson1B
Loongson 1B is a 32-bit SoC designed by Institute of Computing Technology
(ICT) and the Chinese Academy of Sciences (CAS), which implements the
MIPS32 release 2 instruction set.

[ralf@linux-mips.org: But which is not strictly a MIPS32 compliant device
which also is why it identifies itself with the Legacy Vendor ID in the
PrID register.  When applying the patch I shoveled some code around to
keep things in alphabetical order and avoid forward declarations.]

Signed-off-by: Kelvin Cheung <keguang.zhang@gmail.com>
Cc: To: linux-mips@linux-mips.org
Cc: linux-kernel@vger.kernel.org
Cc: wuzhangjin@gmail.com
Cc: zhzhl555@gmail.com
Cc: Kelvin Cheung <keguang.zhang@gmail.com>
Patchwork: https://patchwork.linux-mips.org/patch/3976/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2012-07-23 13:57:04 +01:00
..
2008-05-01 08:03:58 -07:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2011-12-07 22:03:45 +00:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2010-10-04 18:33:54 +01:00
2012-05-05 13:00:24 +02:00
2012-04-08 21:48:52 +02:00
2012-05-15 17:48:39 +02:00
2012-03-28 18:30:02 +01:00
2012-05-15 17:49:20 +02:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-06-01 12:58:52 -04:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-07-19 11:23:44 +02:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2009-06-24 18:34:40 +01:00
2012-07-23 13:57:04 +01:00
2012-03-28 18:30:02 +01:00
2012-03-23 16:58:42 -07:00
2012-03-28 18:30:02 +01:00