Chris Wilson 341a15bb91 drm/i915: Unmask user interrupts writes into HWSP on snb/ivb/vlv/hsw
An oddity occurs on Sandybridge, Ivybridge and Haswell (and presumably
Valleyview) in that for the period following the GPU restart after a
reset, there are no GT interrupts received. From Ville's notes, bit 0 in
the HWSTAM corresponds to the render interrupt, and if we unmask it we
do see immediate resumption of GT interrupt delivery (via the master irq
handler) after the reset.

v2: Limit the w/a to the render interrupt from rcs

Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=107500
Fixes: c5498089463b ("drm/i915: Mask everything in ring HWSTAM on gen6+ in ringbuffer mode")
References: d420a50c21ef ("drm/i915: Clean up the HWSTAM mess")
Testcase: igt/gem_eio/reset-stress
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
Acked-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180808105101.913-2-chris@chris-wilson.co.uk
(cherry picked from commit a4a717010f4e8cacaa3f0cae8a22f25c39ae1d41)
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
2018-08-15 13:41:01 -07:00
..
2018-08-06 11:28:35 -07:00
2018-07-20 12:29:24 +10:00
2018-08-06 11:18:01 -07:00
2018-07-20 12:29:24 +10:00
2018-08-06 11:18:01 -07:00
2018-07-20 12:29:24 +10:00
2017-10-07 10:11:41 +01:00
2018-08-06 11:18:01 -07:00
2017-08-03 18:18:05 +01:00
2017-08-03 18:18:05 +01:00
2017-08-03 18:18:05 +01:00
2017-08-03 18:18:05 +01:00
2017-08-03 18:18:05 +01:00
2018-03-08 10:07:18 +00:00
2017-07-09 18:48:37 -07:00
2018-08-06 11:18:01 -07:00
2018-07-20 12:29:24 +10:00
2018-07-20 10:46:49 +10:00
2018-07-20 12:29:24 +10:00
2018-08-06 11:18:01 -07:00
2018-06-12 16:19:22 -07:00
2018-07-12 17:31:28 +02:00
2018-07-20 12:29:24 +10:00
2018-08-06 11:18:01 -07:00
2018-07-20 10:46:49 +10:00
2018-07-20 12:29:24 +10:00