Tero Kristo 3db5ca27c8 clk: ti: amx3xx: limit the maximum frequency of DPLLs based on spec
AM33xx/AM43xx devices use the same DPLL IP blocks, which only support
maximum rate of 1GHz [1] for the default and 2GHz for the low-jitter type
DPLLs [2]. Reflect this limitation in the DPLL init code by adding the
max-rate parameter based on the DPLL types.

[1] Functional, integration & test specification for GS70 ADPLLS, Rev 1.0-01
[2] Functional, integration & test specification for GS70 ADPLLLJ, Rev 0.8-02

Signed-off-by: Tero Kristo <t-kristo@ti.com>
Cc: Nishanth Menon <nm@ti.com>
Cc: Tomi Valkeinen <tomi.valkeinen@ti.com>
Cc: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-04-15 17:26:51 -07:00
..
2016-03-21 13:14:16 -07:00
2016-03-24 23:13:48 -07:00
2016-03-16 08:36:55 -07:00
2016-03-25 08:52:25 -07:00
2016-03-22 15:36:02 -07:00
2016-03-18 10:15:11 -07:00
2016-03-17 13:47:50 -07:00
2016-03-20 15:40:32 -07:00
2016-03-18 10:15:11 -07:00
2016-03-22 11:57:43 -07:00
2016-03-23 17:20:59 -07:00
2016-03-24 19:57:15 -07:00
2016-03-18 10:15:11 -07:00
2016-03-21 14:35:52 -07:00
2016-03-24 19:57:15 -07:00
2016-03-24 23:13:48 -07:00
2016-03-19 15:15:07 -07:00
2016-03-23 17:20:59 -07:00
2016-03-18 10:15:11 -07:00
2016-03-24 22:49:08 -07:00
2016-03-26 11:31:01 -07:00
2016-03-20 15:40:32 -07:00
2016-03-17 12:34:54 -07:00
2016-03-22 12:55:17 -07:00
2016-03-17 13:05:09 -07:00
2016-03-22 12:55:17 -07:00