Tero Kristo 3db5ca27c8 clk: ti: amx3xx: limit the maximum frequency of DPLLs based on spec
AM33xx/AM43xx devices use the same DPLL IP blocks, which only support
maximum rate of 1GHz [1] for the default and 2GHz for the low-jitter type
DPLLs [2]. Reflect this limitation in the DPLL init code by adding the
max-rate parameter based on the DPLL types.

[1] Functional, integration & test specification for GS70 ADPLLS, Rev 1.0-01
[2] Functional, integration & test specification for GS70 ADPLLLJ, Rev 0.8-02

Signed-off-by: Tero Kristo <t-kristo@ti.com>
Cc: Nishanth Menon <nm@ti.com>
Cc: Tomi Valkeinen <tomi.valkeinen@ti.com>
Cc: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-04-15 17:26:51 -07:00
..
2016-04-15 16:02:16 -07:00
2015-11-10 15:00:03 -08:00
2016-04-12 09:22:17 +08:00
2015-07-20 11:11:36 -07:00
2016-04-15 16:49:59 -07:00
2016-04-15 16:50:01 -07:00
2016-03-03 11:26:42 -08:00
2016-03-02 17:44:59 -08:00
2016-03-04 12:52:10 -08:00
2016-04-15 16:50:04 -07:00
2016-03-02 17:46:55 -08:00
2016-04-15 16:50:05 -07:00
2016-03-02 17:48:03 -08:00
2016-04-15 16:50:07 -07:00
2016-03-02 17:48:26 -08:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2016-03-02 17:48:47 -08:00
2016-03-20 15:08:45 -07:00
2015-07-20 11:11:22 -07:00
2016-04-15 16:50:10 -07:00
2016-03-03 11:27:48 -08:00
2015-07-20 11:11:33 -07:00
2016-04-15 16:50:12 -07:00
2016-04-15 16:50:14 -07:00
2016-03-02 17:50:08 -08:00
2016-04-15 16:50:16 -07:00
2016-04-15 16:50:18 -07:00
2016-03-02 17:50:32 -08:00
2016-03-02 17:50:58 -08:00
2016-04-15 16:50:21 -07:00
2015-07-20 10:53:04 -07:00
2016-04-15 16:50:23 -07:00
2016-04-15 16:50:27 -07:00
2016-03-01 16:23:40 -08:00