Philipp Zabel 4585945bf1 clk: mediatek: Add hdmi_ref HDMI PHY PLL reference clock output
The configurable hdmi_ref output of the PLL block is derived from
the tvdpll_594m clock signal via a configurable PLL post-divider.
It is used as the PLL reference input to the HDMI PHY module.

Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
Acked-by: James Liao <jamesjj.liao@mediatek.com>
Acked-by: Stephen Boyd <sboyd@codeaurora.org>
2016-05-06 17:47:40 +02:00
..
2015-10-01 12:39:44 -07:00
2015-12-24 20:38:38 -08:00
2014-07-28 23:30:46 -07:00
2013-11-04 12:23:18 -08:00
2014-03-19 15:23:53 +08:00
2014-09-28 10:27:09 +08:00
2014-11-23 14:56:20 +08:00
2015-06-18 15:44:48 -07:00
2015-06-18 15:44:47 -07:00
2014-09-30 12:31:30 -07:00