Paul Burton 516db1c61f MIPS: CM: Avoid per-core locking with CM3 & higher
CM3 provides a GCR_CL_OTHER register per VP, rather than only per core.
This means that we don't need to prevent other VPs within a core from
racing with code that makes use of the core-other register region.

Reduce locking overhead by demoting the per-core spinlock providing
protection for CM2.5 & lower to a per-CPU/per-VP spinlock for CM3 &
higher.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16193/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-29 02:42:28 +02:00
..
2016-10-06 17:31:02 +02:00
2016-08-03 08:16:30 +02:00
2017-01-25 02:51:11 +01:00
2016-04-03 12:32:09 +02:00
2017-06-28 12:22:39 +02:00
2017-06-28 12:22:39 +02:00
2017-03-08 10:38:06 +01:00
2017-04-06 02:08:06 -04:00
2017-03-08 10:38:06 +01:00
2017-03-08 10:38:06 +01:00
2017-04-10 11:56:07 +02:00
2017-06-29 02:42:26 +02:00