Paul Burton 516db1c61f MIPS: CM: Avoid per-core locking with CM3 & higher
CM3 provides a GCR_CL_OTHER register per VP, rather than only per core.
This means that we don't need to prevent other VPs within a core from
racing with code that makes use of the core-other register region.

Reduce locking overhead by demoting the per-core spinlock providing
protection for CM2.5 & lower to a per-CPU/per-VP spinlock for CM3 &
higher.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16193/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-29 02:42:28 +02:00
..
2017-02-13 18:57:34 +00:00
2017-01-03 16:34:34 +01:00
2017-01-25 02:51:11 +01:00
2014-05-24 00:07:01 +02:00
2016-12-25 10:47:44 +01:00
2016-05-09 12:00:02 +02:00
2017-03-08 10:38:06 +01:00
2017-03-28 14:53:54 +01:00
2014-05-24 00:07:01 +02:00