Will Deacon 5ef3fe4cec arm64: Avoid redundant type conversions in xchg() and cmpxchg()
Our atomic instructions (either LSE atomics of LDXR/STXR sequences)
natively support byte, half-word, word and double-word memory accesses
so there is no need to mask the data register prior to being stored.

Signed-off-by: Will Deacon <will.deacon@arm.com>
2018-12-07 17:27:55 +00:00
..
2018-11-27 18:00:14 +00:00
2017-08-08 16:28:13 +01:00
2016-09-09 11:41:13 +01:00
2016-11-07 18:15:21 +00:00
2018-07-22 14:13:43 +02:00
2018-10-01 16:52:24 +01:00
2018-11-30 13:29:04 +00:00
2018-10-25 17:57:35 -07:00
2018-10-25 17:57:35 -07:00
2018-10-25 17:57:35 -07:00
2018-05-07 07:15:41 +02:00
2018-10-25 17:57:35 -07:00
2018-07-12 14:49:48 +01:00
2018-07-12 14:49:48 +01:00
2016-11-07 18:15:21 +00:00
2018-01-13 10:45:03 +00:00