Marek Szyprowski 5f41f9198f ARM: 8864/1: Add workaround for I-Cache line size mismatch between CPU cores
Some big.LITTLE systems have I-Cache line size mismatch between
LITTLE and big cores. This patch adds a workaround for proper I-Cache
support on such systems. Without it, some class of the userspace code
(typically self-modifying) might suffer from random SIGILL failures.

Similar workaround already exists for ARM64 architecture. I has been
added by commit 116c81f427ff ("arm64: Work around systems with mismatched
cache line sizes").

Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>
2019-06-20 22:29:58 +01:00
..
2017-06-05 17:50:44 +02:00
2018-07-22 14:13:43 +02:00
2018-10-25 17:57:35 -07:00
2018-05-19 11:53:46 +01:00
2018-05-07 07:15:41 +02:00
2016-01-20 17:55:20 -08:00
2017-11-16 14:05:12 -08:00
2018-01-21 15:37:56 +00:00
2019-05-07 19:06:04 -07:00
2019-04-03 10:32:48 +02:00