Monk Liu 635e713298 drm/amdgpu:change SR-IOV DMAframe scheme
According to CP/hw team requirment, to support PAL/CHAINED-IB
MCBP, kernel driver must guarantee DE_META must be inserted
right prior to the work_load DE IB (with PREEMPT flag), there
cannot be any non-work_load DE IB between-in DE_META and
work_load DE IB.

Signed-off-by: Monk Liu <Monk.Liu@amd.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2017-05-24 17:40:25 -04:00
..
2017-04-04 23:33:42 -04:00
2017-04-13 06:17:40 +10:00
2017-04-04 23:33:42 -04:00
2017-04-14 11:30:29 -07:00
2017-04-20 13:19:34 +10:00
2017-05-03 11:44:24 -07:00
2017-05-04 13:53:05 +08:00
2017-03-24 09:36:06 +01:00
2017-03-24 09:36:06 +01:00
2017-04-04 20:47:54 +02:00
2017-03-09 16:18:02 +01:00
2017-03-14 14:38:33 +01:00