Jonathan Neuschäfer 639eb92531 clk: imx5: Fix i.MX50 mainbus clock registers
i.MX50 does not have a periph_apm clock. Instead, the main bus clock
(a.k.a. periph_clk) comes directly from a MUX between pll1_sw, pll2_sw,
pll3_sw, and lp_apm.

Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2019-04-03 16:09:50 +07:00
..
2017-11-01 23:25:49 -07:00
2018-10-17 11:15:20 -07:00
2015-07-20 10:52:49 -07:00
2015-07-20 10:52:49 -07:00
2018-12-03 11:31:32 -08:00
2018-12-03 11:31:28 -08:00
2019-02-26 10:09:31 -08:00