Paul Burton 783454e2bc
MIPS: Sync icache for whole exception vector
Rather than performing cache flushing for a fixed 0x400 bytes, use the
actual size of the vector in order to ensure we cover all emitted code
on systems that make use of vectored interrupts.

Signed-off-by: Paul Burton <paul.burton@mips.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Serge Semin <fancer.lancer@gmail.com>
Tested-by: Serge Semin <fancer.lancer@gmail.com>
Cc: linux-mips@vger.kernel.org
2019-05-02 11:20:59 -07:00
..
2019-01-05 12:48:25 -08:00
2019-01-22 11:17:22 -08:00
2018-10-31 08:54:16 -07:00
2019-03-10 17:48:21 -07:00
2018-10-31 08:54:16 -07:00
2018-10-31 08:54:16 -07:00
2018-10-31 08:54:16 -07:00
2019-01-09 13:14:34 -08:00
2018-10-31 08:54:16 -07:00
2019-02-04 10:56:41 -08:00
2019-02-04 10:56:35 -08:00