Paul Burton 783454e2bc
MIPS: Sync icache for whole exception vector
Rather than performing cache flushing for a fixed 0x400 bytes, use the
actual size of the vector in order to ensure we cover all emitted code
on systems that make use of vectored interrupts.

Signed-off-by: Paul Burton <paul.burton@mips.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Serge Semin <fancer.lancer@gmail.com>
Tested-by: Serge Semin <fancer.lancer@gmail.com>
Cc: linux-mips@vger.kernel.org
2019-05-02 11:20:59 -07:00
..
2018-12-03 13:42:38 -08:00
2017-02-13 18:57:34 +00:00
2017-11-03 09:02:30 -07:00
2019-02-04 10:56:41 -08:00
2018-10-31 08:54:16 -07:00
2019-03-04 10:50:14 -08:00
2019-03-04 10:50:14 -08:00
2016-05-09 12:00:02 +02:00
2018-10-31 08:54:16 -07:00
2018-06-24 09:26:01 -07:00
2018-08-31 11:49:20 -07:00
2019-02-19 12:46:03 -08:00
2019-02-04 10:56:41 -08:00
2014-05-24 00:07:01 +02:00
2018-10-31 08:54:16 -07:00
2018-12-03 13:42:38 -08:00