Andrew Jeffery 801b787a69 clk: aspeed: Add RMII RCLK gates for both AST2500 MACs
RCLK is a fixed 50MHz clock derived from HPLL that is described by a
single gate for each MAC.

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Link: https://lkml.kernel.org/r/20191010020655.3776-3-andrew@aj.id.au
Reviewed-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2019-11-26 10:02:48 -08:00
..
2019-09-17 22:53:34 -07:00
2019-09-22 09:30:30 -07:00
2019-05-30 16:33:37 -07:00
2019-09-20 15:53:02 -07:00
2019-05-16 09:19:14 -07:00
2018-12-11 09:57:47 -08:00
2019-05-07 11:46:02 -07:00
2019-04-26 10:40:49 -07:00
2018-07-06 13:44:06 -07:00
2019-05-07 11:46:02 -07:00
2019-07-15 20:18:40 -07:00
2019-09-06 15:22:29 -07:00