Prike Liang 80381d40c9 drm/amd/powerplay: fix pre-check condition for setting clock range
This fix will handle some MP1 FW issue like as mclk dpm table in renoir has a reverse
dpm clock layout and a zero frequency dpm level as following case.

cat pp_dpm_mclk
0: 1200Mhz
1: 1200Mhz
2: 800Mhz
3: 0Mhz

Signed-off-by: Prike Liang <Prike.Liang@amd.com>
Reviewed-by: Evan Quan <evan.quan@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
2020-03-05 09:42:08 -05:00
..
2020-02-28 09:02:18 -08:00
2020-01-29 18:53:37 -08:00
2020-02-06 06:11:50 +00:00
2020-02-08 14:04:19 -08:00
2020-02-29 09:58:47 -06:00
2020-02-08 14:17:27 -08:00
2020-02-08 14:17:27 -08:00
2020-02-08 14:04:19 -08:00
2020-02-08 13:58:44 -08:00
2020-02-08 14:04:19 -08:00
2020-02-04 07:17:41 +00:00
2020-02-22 11:00:52 -08:00
2020-02-16 12:35:52 -08:00
2020-02-04 07:17:41 +00:00
2020-01-16 10:45:44 -08:00
2020-02-04 07:17:41 +00:00
2020-01-27 13:03:00 -08:00
2020-02-08 14:04:19 -08:00
2020-01-27 13:03:00 -08:00
2020-02-08 13:55:25 -08:00
2020-02-03 14:51:57 +00:00
2020-02-04 07:17:41 +00:00
2020-02-29 09:58:47 -06:00
2020-01-31 11:28:31 -08:00
2020-02-13 12:10:07 -08:00
2020-02-03 22:22:05 +00:00
2020-02-09 16:05:50 -08:00
2020-01-29 10:35:54 -08:00
2020-01-29 10:35:54 -08:00
2020-02-28 09:02:18 -08:00
2020-02-21 16:10:10 -08:00
2020-02-09 16:05:50 -08:00