venkatesh.pallipadi@intel.com 8323444b5d x86: PAT Update validate_pat_support for intel CPUs
Pentium III and Core Solo/Duo CPUs have an erratum
" Page with PAT set to WC while associated MTRR is UC may consolidate to UC "
which can result in WC setting in PAT to be ineffective. We will disable
PAT on such CPUs, so that we can continue to use MTRR WC setting.

Signed-off-by: Venkatesh Pallipadi <venkatesh.pallipadi@intel.com>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2008-08-21 13:27:34 +02:00
..
2008-07-24 10:47:22 -07:00
2008-07-16 10:58:55 +02:00
2008-07-18 14:35:14 +02:00
2007-10-19 11:53:33 -07:00
2008-01-30 13:31:31 +01:00
2008-07-20 09:18:17 +02:00
2008-01-30 13:31:19 +01:00
2008-07-23 18:00:30 -07:00
2008-07-23 17:55:22 -07:00
2008-07-27 21:43:11 +02:00
2008-07-08 13:16:14 +02:00
2008-08-14 13:23:45 +02:00
2008-07-01 11:03:31 +02:00
2008-04-26 17:35:47 +02:00
2008-06-02 11:55:52 +02:00
2008-01-30 13:33:10 +01:00
2008-07-16 10:54:39 +02:00
2008-04-19 19:19:54 +02:00
2008-04-27 12:00:28 +03:00
2008-08-15 08:35:43 -07:00
2008-07-26 12:00:04 -07:00
2008-08-21 12:42:23 +02:00
2008-07-16 12:15:17 -07:00
2008-06-12 18:05:42 -07:00
2008-07-06 14:01:50 +02:00
2008-07-16 12:15:17 -07:00
2008-01-30 13:31:52 +01:00
2008-07-18 18:51:57 +02:00
2008-08-21 10:01:52 +02:00
2008-08-18 07:48:07 +02:00
2008-08-08 15:22:02 -07:00
2008-05-25 08:58:24 +02:00