San Mehat 8b1c2ba274 mmc: msm_sdcc: Wrap readl/writel calls with appropriate clk delays
As it turns out, all sdcc register writes must be delayed by at
least 3 core clock cycles for the writes to take effect. *sigh*

    Also removes the 30us constant delay on clock enable in favor
of a 3 core clock delay.

Signed-off-by: San Mehat <san@google.com>
Signed-off-by: Daniel Walker <dwalker@codeaurora.org>
2010-03-18 13:15:47 -07:00
..
2008-08-01 19:04:26 +02:00
2009-07-31 12:28:46 +02:00
2008-12-16 14:58:17 +01:00
2009-09-23 07:39:43 -07:00
2009-03-24 21:30:03 +01:00
2009-12-15 08:53:25 -08:00
2009-10-01 16:11:15 -07:00
2009-06-13 22:42:59 +02:00
2008-12-31 19:56:05 +01:00
2009-06-13 22:43:00 +02:00
2009-04-08 20:14:54 +02:00
2007-07-26 01:53:31 +02:00