Grazvydas Ignotas 8e52e279b2 mfd: Fix TWL4030 COR bit polarity for BCI SIH block
The chip TRM documentation contradicts itself about this bit, page 174
of swcu050e says bit should be 0 for clear-on-read behavior, while
page 487 says it should be 1. Testing shows it should be 1, so set
the .set_cor flag accordingly. This is needed for upcoming BCI
charging driver to function.

Signed-off-by: Grazvydas Ignotas <notasas@gmail.com>
Acked-by: Tony Lindgren <tony@atomide.com>
Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
2010-10-29 00:30:04 +02:00
..
2010-10-28 06:33:27 -06:00
2010-09-28 23:30:38 -04:00
2010-10-29 00:29:51 +02:00
2010-10-29 00:29:44 +02:00
2010-10-28 20:31:50 +02:00
2010-10-26 16:52:14 -07:00
2010-10-29 00:29:21 +02:00