Grazvydas Ignotas 8e52e279b2 mfd: Fix TWL4030 COR bit polarity for BCI SIH block
The chip TRM documentation contradicts itself about this bit, page 174
of swcu050e says bit should be 0 for clear-on-read behavior, while
page 487 says it should be 1. Testing shows it should be 1, so set
the .set_cor flag accordingly. This is needed for upcoming BCI
charging driver to function.

Signed-off-by: Grazvydas Ignotas <notasas@gmail.com>
Acked-by: Tony Lindgren <tony@atomide.com>
Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
2010-10-29 00:30:04 +02:00
..
2010-10-29 00:29:25 +02:00
2010-10-29 00:29:25 +02:00
2010-10-29 00:28:58 +02:00
2010-08-12 11:28:10 +02:00
2010-10-29 00:29:57 +02:00
2010-10-29 00:29:57 +02:00
2010-10-29 00:29:06 +02:00
2010-10-29 00:29:34 +02:00
2010-08-12 11:28:00 +02:00
2010-08-12 11:27:59 +02:00
2010-10-29 00:29:43 +02:00
2009-09-17 09:46:59 +02:00
2010-03-07 22:16:57 +01:00