Maxime Ripard 98b8525abb clk: sunxi: Add display and TCON0 clocks driver
The A10 SoCs and its relatives has a special clock controller to drive the
display engines (both frontend and backend), that have a lot in common with
the clock to drive the first TCON channel.

Add a driver to support both.

Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Acked-by: Rob Herring <robh@kernel.org>
[sboyd@codeaurora.org: Silence variable sized array warning]
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2016-05-12 14:47:52 -07:00
..
2016-03-01 16:21:25 -08:00
2013-11-04 12:23:18 -08:00
2014-09-26 16:51:42 -07:00
2014-05-12 11:30:32 +08:00
2014-05-16 22:51:34 +08:00
2015-04-10 14:44:43 -07:00