Catalin Marinas a41dc0e841 arm64: Implement cache_line_size() based on CTR_EL0.CWG
The hardware provides the maximum cache line size in the system via the
CTR_EL0.CWG bits. This patch implements the cache_line_size() function
to read such information, together with a sanity check if the statically
defined L1_CACHE_BYTES is smaller than the hardware value.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Acked-by: Will Deacon <will.deacon@arm.com>
2014-05-09 15:47:45 +01:00
..
2014-03-10 11:57:40 +00:00
2013-03-21 17:39:31 +00:00
2012-09-17 13:42:21 +01:00
2012-09-17 13:41:59 +01:00
2014-02-05 10:42:32 +00:00
2012-09-17 13:42:21 +01:00
2012-09-17 13:42:04 +01:00
2014-04-07 16:36:15 -07:00
2013-06-14 09:52:40 +01:00
2012-09-17 13:42:14 +01:00
2014-04-07 16:36:15 -07:00
2013-10-25 11:33:21 +01:00
2014-04-07 16:36:15 -07:00
2014-02-26 11:16:25 +00:00
2013-06-07 14:03:38 +01:00
2013-06-12 16:40:32 +01:00
2012-09-17 13:41:56 +01:00
2014-04-07 16:36:15 -07:00
2012-09-17 13:42:19 +01:00
2013-08-20 12:12:26 +01:00
2014-02-28 16:12:25 +00:00
2012-09-17 13:41:56 +01:00
2014-03-31 15:01:45 -07:00
2012-09-17 13:42:17 +01:00
2012-09-17 13:42:07 +01:00
2013-10-25 11:33:21 +01:00
2012-09-17 13:41:56 +01:00
2012-09-17 10:24:46 +01:00
2013-06-14 09:52:41 +01:00
2012-09-17 10:24:46 +01:00
2014-03-20 17:41:27 +00:00
2014-04-23 10:22:33 +01:00
2012-09-17 13:42:09 +01:00
2012-09-17 13:42:09 +01:00