Will Deacon a505addc36 ARM: perf: add mode exclusion for Cortex-A15 PMU
The Cortex-A15 PMU implements the PMUv2 specification and therefore
has support for some mode exclusion.

This patch adds support for excluding user, kernel and hypervisor counts
from a given event.

Acked-by: Jamie Iles <jamie@jamieiles.com>
Reviewed-by: Jean Pihet <j-pihet@ti.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2011-08-31 10:18:01 +01:00
..
2011-03-29 14:47:58 +02:00
2008-09-06 12:10:45 +01:00
2010-10-29 13:14:40 -05:00
2011-07-13 17:32:48 +00:00
2011-08-04 08:24:29 +01:00
2010-12-20 23:07:36 +08:00
2011-07-26 16:49:47 -07:00
2011-01-15 09:27:04 +00:00
2011-07-26 16:49:47 -07:00