Boris Brezillon ad3bba06b6
mtd: spi-nor: Add the SPI_NOR_XSR_RDY flag
S3AN flashes use a specific opcode to read the status register.
We currently use the SPI_S3AN flag to decide whether this specific
SR read opcode should be used, but SPI_S3AN is about to disappear, so
let's add a new flag.

Note that we use the same bit as SPI_S3AN implies SPI_NOR_XSR_RDY and
vice versa.

Signed-off-by: Boris Brezillon <boris.brezillon@bootlin.com>
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
Reviewed-by: Vignesh Raghavendra <vigneshr@ti.com>
2019-08-28 12:40:30 +03:00
..
2019-08-16 12:35:56 +02:00
2019-07-19 17:13:56 -07:00
2019-07-18 09:49:30 +02:00
2019-08-24 11:16:04 -07:00
2019-08-07 14:50:49 -07:00
2019-08-18 09:26:16 -07:00
2019-08-01 20:21:00 +02:00
2019-07-09 08:59:39 -07:00
2019-08-16 08:59:33 -07:00
2019-07-20 09:34:55 -07:00
2019-07-11 18:11:21 -07:00
2019-07-11 15:14:01 -07:00
2019-07-27 08:25:51 -07:00
2019-07-15 20:44:49 -07:00
2019-08-22 14:04:47 -07:00
2019-07-01 15:04:59 +02:00
2019-07-17 11:44:41 -07:00
2019-07-19 17:13:56 -07:00
2019-07-17 10:03:50 -07:00
2019-08-24 11:26:51 -07:00
2019-08-05 11:49:02 -07:00
2019-08-17 17:09:33 +02:00
2019-07-17 11:23:13 -07:00
2019-08-02 15:26:48 -07:00