e0e3aca997
This is copy/pasta that breaks modular builds. Fix the match table to use the right pointer, or the right device table type. And while we're including the header, fix the order to be linux, dt-bindings, and finally local. Cc: Garmin.Chang <Garmin.Chang@mediatek.com> Cc: Chen-Yu Tsai <wenst@chromium.org> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Fixes:f42b9e9a43("clk: mediatek: Add MT8188 wpesys clock support") Fixes:0d2f2cefba("clk: mediatek: Add MT8188 adsp clock support") Fixes:e4aaa60eae("clk: mediatek: Add MT8188 vdosys0 clock support") Fixes:cfa4609f9b("clk: mediatek: Add MT8188 vdosys1 clock support") Fixes:bb87c1109c("clk: mediatek: Add MT8188 vencsys clock support") Reported-by: kernel test robot <lkp@intel.com> Link: https://lore.kernel.org/oe-kbuild-all/202304011039.UBDX1UOT-lkp@intel.com/ Link: https://lore.kernel.org/oe-kbuild-all/202304020649.QO2HlpD5-lkp@intel.com/ Link: https://lore.kernel.org/oe-kbuild-all/202304021055.WDhQPcoS-lkp@intel.com/ Signed-off-by: Stephen Boyd <sboyd@kernel.org> Link: https://lore.kernel.org/r/20230404204553.1256263-1-sboyd@kernel.org
57 lines
1.6 KiB
C
57 lines
1.6 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2022 MediaTek Inc.
|
|
* Author: Garmin Chang <garmin.chang@mediatek.com>
|
|
*/
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/mod_devicetable.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <dt-bindings/clock/mediatek,mt8188-clk.h>
|
|
|
|
#include "clk-gate.h"
|
|
#include "clk-mtk.h"
|
|
|
|
static const struct mtk_gate_regs venc1_cg_regs = {
|
|
.set_ofs = 0x4,
|
|
.clr_ofs = 0x8,
|
|
.sta_ofs = 0x0,
|
|
};
|
|
|
|
#define GATE_VENC1(_id, _name, _parent, _shift) \
|
|
GATE_MTK(_id, _name, _parent, &venc1_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)
|
|
|
|
static const struct mtk_gate venc1_clks[] = {
|
|
GATE_VENC1(CLK_VENC1_LARB, "venc1_larb", "top_venc", 0),
|
|
GATE_VENC1(CLK_VENC1_VENC, "venc1_venc", "top_venc", 4),
|
|
GATE_VENC1(CLK_VENC1_JPGENC, "venc1_jpgenc", "top_venc", 8),
|
|
GATE_VENC1(CLK_VENC1_JPGDEC, "venc1_jpgdec", "top_venc", 12),
|
|
GATE_VENC1(CLK_VENC1_JPGDEC_C1, "venc1_jpgdec_c1", "top_venc", 16),
|
|
GATE_VENC1(CLK_VENC1_GALS, "venc1_gals", "top_venc", 28),
|
|
GATE_VENC1(CLK_VENC1_GALS_SRAM, "venc1_gals_sram", "top_venc", 31),
|
|
};
|
|
|
|
static const struct mtk_clk_desc venc1_desc = {
|
|
.clks = venc1_clks,
|
|
.num_clks = ARRAY_SIZE(venc1_clks),
|
|
};
|
|
|
|
static const struct of_device_id of_match_clk_mt8188_venc1[] = {
|
|
{ .compatible = "mediatek,mt8188-vencsys", .data = &venc1_desc },
|
|
{ /* sentinel */ }
|
|
};
|
|
MODULE_DEVICE_TABLE(of, of_match_clk_mt8188_venc1);
|
|
|
|
static struct platform_driver clk_mt8188_venc1_drv = {
|
|
.probe = mtk_clk_simple_probe,
|
|
.remove = mtk_clk_simple_remove,
|
|
.driver = {
|
|
.name = "clk-mt8188-venc1",
|
|
.of_match_table = of_match_clk_mt8188_venc1,
|
|
},
|
|
};
|
|
|
|
module_platform_driver(clk_mt8188_venc1_drv);
|
|
MODULE_LICENSE("GPL");
|