Dirk Behme b3a9c31537 ARM: i.MX6: add i.MX6 specific L2 cache configuration
To improve the performance and power consumption add an i.MX6
specific L2 cache initialization.

This configuration is taken from Freescale's kernel patch

"ENGR00153601 [MX6]Adjust L2 cache parameter" [1]

with two additional improvements:

a) The L2X0_POWER_CTRL has only the two bits we set. So no need
   to read the register before. Remove the register read done
   in Freescale's patch.

b) In the L2X0_PREFETCH_CTRL register, besides the double linefill (bit[30]),
   additionally enable the instruction and data prefetch (bit[29-28]).

Signed-off-by: Dirk Behme <dirk.behme@de.bosch.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>

[1] http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/commit/arch/arm/mach-mx6/mm.c?h=imx_3.0.35_12.09.01&id=814656410b40c67a10b25300e51b0477b2bb96d1
2013-06-17 15:45:09 +08:00
..
2013-05-02 09:03:55 -07:00
2013-02-04 22:56:41 -08:00
2013-04-09 19:46:30 +08:00
2013-06-17 15:45:09 +08:00
2013-06-17 15:45:09 +08:00
2013-05-09 13:05:22 -07:00
2013-04-01 16:17:48 +08:00
2013-04-02 22:06:01 +08:00
2013-05-09 13:05:22 -07:00
2013-03-14 12:52:39 +01:00
2013-02-21 15:27:22 -08:00
2013-05-09 13:05:24 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2012-12-24 09:36:38 -07:00
2013-05-09 13:05:24 -07:00
2013-01-03 15:57:04 -08:00
2013-04-12 19:28:15 +08:00
2013-02-04 22:24:20 -08:00