Chris Packham b867eef4cf
spi: fsl-espi: Only process interrupts for expected events
The SPIE register contains counts for the TX FIFO so any time the irq
handler was invoked we would attempt to process the RX/TX fifos. Use the
SPIM value to mask the events so that we only process interrupts that
were expected.

This was a latent issue exposed by commit 3282a3da25bd ("powerpc/64:
Implement soft interrupt replay in C").

Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>
Link: https://lore.kernel.org/r/20200904002812.7300-1-chris.packham@alliedtelesis.co.nz
Signed-off-by: Mark Brown <broonie@kernel.org>
2020-09-21 21:22:51 +01:00
..
2020-06-24 16:37:47 +01:00
2020-07-17 16:38:47 +01:00
2020-07-27 14:55:20 +01:00
2020-07-14 17:29:40 +01:00
2020-05-25 13:25:34 +01:00
2020-03-17 13:20:16 +00:00
2020-07-14 17:38:46 +01:00
2020-06-16 00:38:38 +01:00
2020-07-28 17:29:28 +01:00