Jordan Crouse c09513cfeb drm/msm/adreno: a5xx: Explicitly program the CP0 performance counter
Even though the default countable for CP0 is CP_ALWAYS_COUNT (0),
program the selector during HW initialization in an effort to be
up front about which counters are programmed and why.

Signed-off-by: Jordan Crouse <jcrouse@codeaurora.org>
Signed-off-by: Rob Clark <robdclark@gmail.com>
2018-01-10 08:58:42 -05:00
..
2017-11-11 11:23:15 +01:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-12-08 08:41:22 +10:00
2017-11-15 20:42:10 -08:00
2017-11-15 20:42:10 -08:00
2017-12-06 15:51:23 +01:00
2017-12-06 15:51:37 +01:00
2017-11-02 11:10:37 -02:00
2017-11-23 12:31:49 +02:00
2017-11-15 20:42:10 -08:00