Zhi Mao cd30798a6c pwm: mediatek: Fix PWM source clock selection
In original code, the PWM output frequency is not correct when set
bit<3>=1 to PWMCON register.

Signed-off-by: Zhi Mao <zhi.mao@mediatek.com>
Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
Acked-by: John Crispin <john@phrozen.org>
Signed-off-by: Thierry Reding <thierry.reding@gmail.com>
2017-08-21 10:39:09 +02:00
..
2017-07-06 08:29:16 +02:00
2017-08-21 10:39:08 +02:00
2017-08-21 08:11:24 +02:00
2017-04-06 17:45:03 +02:00
2017-01-19 00:38:17 +01:00
2017-01-25 16:11:55 +00:00
2017-07-06 09:05:21 +02:00
2017-08-21 08:11:24 +02:00
2016-11-29 16:43:24 +01:00