Russell King dfbdd3d554 ARM: l2c: exynos: remove cache size override
The cache size should already be present in the L2 cache auxiliary
control register: it is part of the integration process to configure
the hardware IP.  Most platforms get this right, yet still many
cargo-cult program, and assume that they always need specifying to
the L2 cache code.  Remove them so we can find out which really need
this.

Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2014-05-30 00:49:10 +01:00
..
2014-04-12 17:26:45 -07:00
2014-05-01 10:09:47 -07:00
2014-05-20 10:59:38 +02:00
2014-05-20 10:59:37 +02:00
2014-05-15 00:30:32 +01:00
2014-05-21 17:54:55 +09:00
2014-05-20 10:59:37 +02:00
2014-05-05 15:36:59 -07:00
2014-03-18 16:39:33 -04:00