Russell King dfbdd3d554 ARM: l2c: exynos: remove cache size override
The cache size should already be present in the L2 cache auxiliary
control register: it is part of the integration process to configure
the hardware IP.  Most platforms get this right, yet still many
cargo-cult program, and assume that they always need specifying to
the L2 cache code.  Remove them so we can find out which really need
this.

Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2014-05-30 00:49:10 +01:00
..
2014-05-21 19:00:09 +09:00
2014-05-13 11:07:02 +09:00
2014-04-05 14:19:54 -07:00
2014-04-05 15:37:40 -07:00
2014-04-05 15:37:40 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 13:51:19 -07:00
2014-05-30 00:48:43 +01:00
2014-04-05 15:46:37 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 15:37:40 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 14:19:54 -07:00
2014-04-05 15:37:40 -07:00
2014-04-05 15:29:04 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 13:51:19 -07:00
2014-05-30 00:48:43 +01:00
2014-04-05 13:51:19 -07:00
2014-04-05 15:46:37 -07:00
2014-04-05 15:46:37 -07:00
2014-04-05 15:46:37 -07:00
2014-04-05 15:46:37 -07:00
2014-05-30 00:48:43 +01:00
2014-04-05 14:19:54 -07:00
2014-04-05 13:51:19 -07:00
2014-05-30 00:48:43 +01:00
2014-04-05 15:37:40 -07:00
2014-04-05 13:51:19 -07:00
2014-04-05 15:46:37 -07:00
2014-04-05 15:29:04 -07:00
2014-04-05 15:37:40 -07:00
2014-04-05 13:51:19 -07:00