Yazen Ghannam f957112423 EDAC: Add RDDR5 and LRDDR5 memory types
Include Registered-DDR5 and Load-Reduced DDR5 in the list of memory
types.

Signed-off-by: Yazen Ghannam <yazen.ghannam@amd.com>
Signed-off-by: Borislav Petkov <bp@suse.de>
Link: https://lore.kernel.org/r/20211208174356.1997855-2-yazen.ghannam@amd.com
2021-12-10 12:51:28 +01:00
..
2021-11-26 19:45:31 +01:00
2021-11-06 14:36:12 -07:00
2021-12-04 08:38:25 -08:00
2021-11-13 09:11:33 -08:00
2021-11-01 10:09:14 -07:00
2021-11-14 11:11:51 -08:00
2021-11-02 11:24:14 -07:00
2021-11-03 17:00:52 -07:00
2021-11-06 14:36:12 -07:00
2021-11-08 11:49:48 -08:00
2021-11-10 11:47:55 -08:00
2021-11-05 08:42:02 -07:00
2021-11-04 13:56:55 -07:00
2021-11-10 11:36:43 -08:00
2021-11-26 22:54:47 +01:00
2021-11-09 11:24:08 -08:00
2021-11-22 14:58:57 -08:00
2021-11-06 14:36:12 -07:00
2021-11-10 11:36:43 -08:00
2021-11-10 11:52:40 -08:00
2021-11-23 12:32:28 +01:00
2021-10-26 19:12:01 +02:00
2021-11-09 11:24:08 -08:00
2021-11-10 10:56:02 -08:00
2021-11-14 11:11:51 -08:00
2021-11-02 06:20:58 -07:00
2021-11-02 15:58:39 -07:00
2021-11-04 08:21:47 -07:00
2021-11-08 12:07:52 -08:00
2021-11-03 17:00:52 -07:00
2021-11-10 09:07:26 -08:00
2021-11-12 11:44:31 -08:00
2021-12-04 08:28:42 -08:00
2021-11-18 14:35:41 -08:00
2021-11-16 14:41:23 +01:00
2021-11-18 20:40:28 +01:00
2021-12-05 09:13:20 -08:00
2021-11-30 11:41:49 -07:00
2021-12-05 09:13:20 -08:00
2021-11-10 09:41:22 -08:00