Stephen Boyd
faff3d8e85
Merge branch 'clk-renesas' into clk-next ...
* clk-renesas: (36 commits)
clk: renesas: r7s9210: Add SPI clocks
clk: renesas: r7s9210: Move table update to separate function
clk: renesas: r7s9210: Convert some clocks to early
clk: renesas: cpg-mssr: Add early clock support
clk: renesas: r8a77970: Add TPU clock
clk: renesas: r8a77990: Fix incorrect PLL0 divider in comment
dt-bindings: clock: renesas: cpg-mssr: Document r8a774c0
clk: renesas: cpg-mssr: Add r8a774c0 support
clk: renesas: Add r8a774c0 CPG Core Clock Definitions
clk: renesas: r8a7743: Add r8a7744 support
clk: renesas: Add r8a7744 CPG Core Clock Definitions
dt-bindings: clock: renesas: cpg-mssr: Document r8a7744 binding
dt-bindings: clock: renesas: Convert to SPDX identifiers
clk: renesas: cpg-mssr: Add R7S9210 support
clk: renesas: r8a77970: Add TMU clocks
clk: renesas: r8a77970: Add CMT clocks
clk: renesas: r9a06g032: Fix UART34567 clock rate
clk: renesas: r8a77970: Add SD0H/SD0 clocks for SDHI
clk: renesas: r8a77980: Add CMT clocks
clk: renesas: r8a77990: Add missing I2C7 clock
...
2018-10-18 15:38:51 -07:00
2014-10-28 10:47:57 +01:00
2018-07-09 22:31:27 -07:00
2014-06-10 16:53:25 -07:00
2018-10-18 15:38:51 -07:00
2017-11-02 11:10:55 +01:00
2018-05-02 15:08:34 +02:00
2018-08-03 19:52:14 +05:30
2018-04-05 21:18:09 -07:00
2015-08-24 14:05:09 +02:00
2018-06-10 13:28:12 +01:00
2018-03-14 10:13:22 -07:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2018-02-22 12:45:42 -05:00
2018-07-18 17:01:04 +02:00
2018-03-05 09:04:25 +01:00
2017-09-04 21:19:02 +02:00
2017-11-02 11:10:55 +01:00
2018-04-20 11:39:09 -04:00
2018-05-20 21:51:31 +05:30
2018-07-25 22:47:03 +02:00
2018-06-11 18:15:22 -07:00
2017-11-02 11:10:55 +01:00
2018-08-10 17:30:25 +01:00
2018-07-20 17:50:24 +02:00
2018-07-21 13:32:06 -05:00
2018-05-30 11:37:30 +01:00
2014-02-15 11:55:28 -08:00
2017-11-16 15:48:26 -08:00
2018-06-28 19:49:47 +09:00
faff3d8e85