Huang Rui fb4d56fa37 drm/amdgpu/vcn: add sw clock gating
Add sw controlled clockgating for VCN.

Signed-off-by: Huang Rui <ray.huang@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2017-05-24 17:41:47 -04:00
..
2015-06-03 21:03:15 -04:00
2017-05-24 17:41:19 -04:00
2017-03-29 23:53:46 -04:00
2015-06-03 21:03:15 -04:00
2015-06-03 21:03:17 -04:00
2016-10-04 11:15:59 -04:00
2015-06-03 21:03:17 -04:00
2015-06-03 21:03:17 -04:00
2017-05-24 17:41:16 -04:00
2017-05-24 17:41:16 -04:00
2016-08-31 15:21:09 -04:00
2016-08-31 15:21:09 -04:00
2017-05-24 17:41:39 -04:00
2017-05-24 17:41:17 -04:00
2017-05-24 17:41:47 -04:00
2017-05-24 17:40:26 -04:00