Kevin Groeneveld b484aa2147 spi: spi-imx: fix MX51_ECSPI_* macros when cs > 3
[ Upstream commit 87c614175bbf28d3fd076dc2d166bac759e41427 ]

When using gpio based chip select the cs value can go outside the range
0 – 3. The various MX51_ECSPI_* macros did not take this into consideration
resulting in possible corruption of the configuration.

For example for any cs value over 3 the SCLKPHA bits would not be set and
other values in the register possibly corrupted.

One way to fix this is to just mask the cs bits to 2 bits. This still
allows all 4 native chip selects to work as well as gpio chip selects
(which can use any of the 4 chip select configurations).

Signed-off-by: Kevin Groeneveld <kgroeneveld@lenbrook.com>
Link: https://lore.kernel.org/r/20230318222132.3373-1-kgroeneveld@lenbrook.com
Signed-off-by: Mark Brown <broonie@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
2023-05-24 17:32:40 +01:00
..
2023-03-10 09:33:18 +01:00
2022-11-04 12:25:03 +00:00
2022-01-04 14:59:40 +00:00
2022-08-02 10:55:04 -07:00
2021-12-23 13:38:38 +00:00
2022-10-04 19:36:53 -07:00
2021-08-26 12:09:38 +01:00
2022-03-15 12:03:58 +00:00
2022-10-04 19:36:53 -07:00