1106158 Commits

Author SHA1 Message Date
AngeloGioacchino Del Regno
9e0565069b arm64: dts: mediatek: cherry: Assign interrupt line to MT6359 PMIC
To allow MT6359 peripherals to trigger interrupts and the driver to
safely handle them, assign the right interrupt line for the Cherry
platform to the MT6359 PMIC node.

Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Reviewed-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Link: https://lore.kernel.org/r/20220704101321.44835-5-angelogioacchino.delregno@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:41:19 +02:00
AngeloGioacchino Del Regno
37242cb97a arm64: dts: mediatek: cherry: Add platform regulators layout and config
Add the regulators layout for this platform, including the basic power
rails controlled by the EC (and/or always on).
Moreover, include the MT6359 PMIC devicetree and add some configuration
for its regulators, essential to keep the machine alive after booting.

Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Reviewed-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Link: https://lore.kernel.org/r/20220704101321.44835-4-angelogioacchino.delregno@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:41:19 +02:00
AngeloGioacchino Del Regno
5eb2e303ec arm64: dts: mediatek: Introduce MT8195 Cherry platform's Tomato
Introduce the MT8195 Cherry Chromebook platform, including three
revisions of Cherry Tomato boards.

This basic configuration allows to boot Linux on all board revisions
and get a serial console from a ramdisk.

Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20220704101321.44835-3-angelogioacchino.delregno@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:41:19 +02:00
AngeloGioacchino Del Regno
61d8066b4e dt-bindings: arm: mediatek: Add MT8195 Cherry Tomato Chromebooks
Document board compatibles for the MT8195 Cherry platform's
Tomato Chromebooks, at the time of writing composed of four
revisions (r1, r2, r3-r4).

Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20220704101321.44835-2-angelogioacchino.delregno@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:41:18 +02:00
Nícolas F. R. A. Prado
b0e50a1f5d arm64: dts: mediatek: asurada: Add SPI NOR flash memory
Add support for the SPI NOR flash memory present on the Asurada
platform.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-20-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:18 +02:00
Nícolas F. R. A. Prado
b10e80b173 arm64: dts: mediatek: asurada: Enable SCP
Enable support for the SCP co-processor present on MT8192. It is used
as part of the video encoding and decoding processes.

A region of memory is carved out for its use, and remoteproc setup for
communication with the ChromeOS EC.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-19-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:18 +02:00
Nícolas F. R. A. Prado
15306b9062 arm64: dts: mediatek: asurada: Enable MMC
Enable both MMC controllers present on Asurada. MMC0 is for
non-removable internal memory, while MMC1 is an SD card slot. MMC1 isn't
used on all machines, but in those cases the CD interrupt is never
triggered and thus it is basically as if it was disabled.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-18-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:18 +02:00
Nícolas F. R. A. Prado
3183cb62b0 arm64: dts: mediatek: asurada: Add SPMI regulators
The Asurada platform uses regulators from MT6315 PMICs acessible through
SPMI. Add support for them.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-17-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:18 +02:00
Nícolas F. R. A. Prado
af9e3ed087 arm64: dts: mediatek: asurada: Add MT6359 PMIC
MT6359 is the primary PMIC present on the Asurada platform. Include its
dtsi and configure properties specific for the platform.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-16-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:18 +02:00
Nícolas F. R. A. Prado
0dca9f0b3e arm64: dts: mediatek: asurada: Enable PCIe and add WiFi
Enable MT8192's PCIe controller and add support for the MT7921e WiFi
card that is present on that bus for the Asurada platform.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-15-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:17 +02:00
Nícolas F. R. A. Prado
aa421ef2ee arm64: dts: mediatek: asurada: Enable XHCI
Enable XHCI controller on the Asurada platform. This allows the use of
the USB ports, and therefore a rootfs can be loaded and a usable shell
reached from a live USB image.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-14-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:17 +02:00
Nícolas F. R. A. Prado
6812f4ed6e arm64: dts: mediatek: spherion: Add keyboard backlight
The Spherion board has keyboard backlight controlled by the PWM signal
generated by the ChromeOS EC.

Enable PWM output for ChromeOS EC and add a PWM controlled LED node for
the keyboard backlight.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-13-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:17 +02:00
Nícolas F. R. A. Prado
cbd4af081a arm64: dts: mediatek: asurada: Add I2C touchscreen
All machines of the Asurada platform have a touchscreen at address 0x10
in the I2C0 bus, but the devices vary: Spherion has the Elan eKTH3500
touchscreen, while Hayato has a generic HID-over-i2c touchscreen.

Add common support for the touchscreens on the platform and the
specifics in each board file.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-12-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:17 +02:00
Nícolas F. R. A. Prado
e031715a70 arm64: dts: mediatek: asurada: Add Elan eKTH3000 I2C trackpad
Add support for the Elan eKTH3000 i2c trackpad present on Asurada. It is
connected to the I2C2 bus and has address 0x15.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-11-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:17 +02:00
Nícolas F. R. A. Prado
863fb75235 arm64: dts: mediatek: asurada: Add Cr50 TPM
The Asurada platform has a Google Security Chip connected to the SPI5
bus. It runs the cr50 firmware and provides TPM functionality. Add
support for it.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-10-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:17 +02:00
Nícolas F. R. A. Prado
9b909db680 arm64: dts: mediatek: asurada: Add keyboard mapping for the top row
Chromebooks' embedded keyboards differ from standard layouts for the
top row in that they have shortcuts in place of the standard function
keys. Map these keys to achieve the functionality that is pictured on
the printouts.

There's a minor difference between the keys present on Hayato, which
uses an older layout, and Spherion, which uses a newer one.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-9-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:17 +02:00
Nícolas F. R. A. Prado
eb188a2aaa arm64: dts: mediatek: asurada: Add ChromeOS EC
Add support for the ChromeOS Embedded Controller present on the Asurada
platform. It is connected through the SPI1 bus and offers several
functionalities: base detection, PWM controller, I2C tunneling,
regulators, Type-C connector management, keyboard and Smart Battery
Metrics (SBS).

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-8-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:17 +02:00
Nícolas F. R. A. Prado
23e0fff324 arm64: dts: mediatek: asurada: Enable and configure I2C and SPI busses
The Asurada platform has five I2C controllers and two SPI controllers
that are used. In preparation for enabling the devices connected to
these controllers, enable and configure their busses.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-7-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:16 +02:00
Nícolas F. R. A. Prado
cb75aeaf89 arm64: dts: mediatek: asurada: Add system-wide power supplies
Add system-wide power supplies present on all of the boards in the
Asurada family.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-6-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:16 +02:00
Nícolas F. R. A. Prado
9ec952276f arm64: dts: mediatek: asurada: Document GPIO names
Add the gpio-line-names property to gpio-controller in order to
document the usage of GPIOs on the Asurada platform.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-5-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:16 +02:00
Nícolas F. R. A. Prado
331fae2fc9 arm64: dts: mediatek: Introduce MT8192-based Asurada board family
Introduce the MT8192 Asurada Chromebook platform, including the Asurada
Spherion and Asurada Hayato boards.

This is enough configuration to get serial output working on Spherion
and Hayato.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-4-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:39:16 +02:00
Nícolas F. R. A. Prado
87136ff6fe dt-bindings: arm64: dts: mediatek: Add mt8192-asurada-hayato
Add binding for the Google Hayato board.

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-3-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:37:25 +02:00
Nícolas F. R. A. Prado
cda34e81b3 dt-bindings: arm64: dts: mediatek: Add mt8192-asurada-spherion
Add binding for the Google Spherion board, which is used for Acer
Chromebook 514 (CB514-2H).

Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Tested-by: Chen-Yu Tsai <wenst@chromium.org>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220629155956.1138955-2-nfraprado@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 16:37:25 +02:00
AngeloGioacchino Del Regno
63859d711a arm64: dts: mediatek: mt8183-kukui: Assign sram supply to mfg_async pd
Add a phandle to the MT8183_POWER_DOMAIN_MFG_ASYNC power domain and
assign the GPU VSRAM supply to this in mt8183-kukui: this allows to
keep the sram powered up while the GPU is used.

Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20220623123850.110225-3-angelogioacchino.delregno@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
2022-07-07 11:39:03 +02:00
Laurent Pinchart
fec6d133ce arm64: dts: renesas: Add panel overlay for Draak and Ebisu boards
The Draak and Ebisu boards support an optional LVDS panel. One
compatible panel is the Mitsubishi AA104XD12. Add a corresponding DT
overlay.

Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Reviewed-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
Link: https://lore.kernel.org/r/20211229193135.28767-4-laurent.pinchart+renesas@ideasonboard.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2022-07-07 11:05:00 +02:00
Laurent Pinchart
e47b550145 arm64: dts: renesas: Add panel overlay for Salvator-X(S) boards
The Salvator-X and Salvator-XS boards support an optional LVDS panel.
One compatible panel is the Mitsubishi AA104XD12. Add a corresponding DT
overlay.

Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Reviewed-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
Link: https://lore.kernel.org/r/20211229193135.28767-3-laurent.pinchart+renesas@ideasonboard.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2022-07-07 11:00:47 +02:00
Laurent Pinchart
79e6820245 arm64: dts: renesas: Prepare AA1024XD12 panel .dtsi for overlay support
The Mitsubishi AA1024XD12 panel can be used for R-Car Gen2 and Gen3
boards as an optional external panel. It is described in the
arm/boot/dts/r8a77xx-aa104xd12-panel.dtsi file as a direct child of the
DT root node. This allows including r8a77xx-aa104xd12-panel.dtsi in
board device trees, with other minor modifications, to enable the panel.

This is however not how external components should be modelled. Instead
of modifying the board device tree to enable the panel, it should be
compiled as a DT overlay, to be loaded by the boot loader.

Prepare the r8a77xx-aa104xd12-panel.dtsi file for this usage by
declaring a panel node only, without hardcoding its path. Overlay
sources can then include r8a77xx-aa104xd12-panel.dtsi where appropriate.

This change doesn't cause any regression as r8a77xx-aa104xd12-panel.dtsi
is currently unused. As overlay support for this panel has only been
tested with Gen3 hardware, and Gen2 support will require more
development, move the file to arch/arm64/boot/dts/renesas/.

Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Reviewed-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
Link: https://lore.kernel.org/r/20211229193135.28767-2-laurent.pinchart+renesas@ideasonboard.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2022-07-07 11:00:47 +02:00
Krzysztof Kozlowski
d955cf3df3 dt-bindings: hwinfo: renesas,prr: move from soc directory
Group devices like Chip ID or SoC information under "hwinfo" directory.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220705155038.454251-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2022-07-07 10:54:13 +02:00
Arnd Bergmann
999462d336 Samsung DTS ARM64 changes for v5.20, part two
1. Correct SPI11 pin names on ExynosAutov9.
 2. Add more USI (I2C/SPI/UART) devices to ExynosAutov9.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmLGktgQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD12WfD/4s6s9ETb18j2kbkxZCPy3ni/InFOJOJkeg
 7ssS+/SHkrsEBZGJwpJIpSJYm3/t9mFIrxgSQtkLJnxaB+TOhCh45F2YGtdIZOIk
 SRbJF2daRf2BwHNk/BWRXXUOXUtiAvaGCJj7Y29RzvoYI6bbRChp8XKQ6kQBdbv0
 kHtqDAjvAT26EgnVDn8woQknr48MqJEJ60R6gCfOGCUUaA8EMGR18vJ/XqvR6MYd
 JHnltN3OMInNSFaNae7+mRyc3k1I1/93A9gwLiAE//KTJ2617XA/TlgmVuVxXtkP
 cTBx9v3bPCUPjfa6+cMPKVG8wJIS7DSRb4L338d+9bMdWTLn8cHWGOsMFSbDRAtX
 ixH5R1KFyjsDBYgTE02nxpduutEukilkL8BboMnsxSBHoEQsyoFp+1F7t5o7yseB
 9uzTcXomeEwKxfearcH80qH/d4LkkI6hdinBsNvgJ3eZIxBh4vkJagfqEnkw04Jj
 xSeFaZ6ytKpYfjLC8ItTaTYxLu9LT40ld/mIAsTxyuYT+k05WAGTu6funV3XtyxB
 8S1zXnVS9+jpZWD7G7k+BI6WCoCgc6vYHpea6+CUc9ydX1oCcE9VBJhk20933R1v
 za0xvMgU969DNxQbsK6BoqNu7iXrzlpkLAotdLGt3Toin7z7ugLvTtoFBXhBFKII
 xcexHR8syQ==
 =17e3
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLGl9oACgkQmmx57+YA
 GNl3qxAAsuk110mHc7yFkGABTMF16B6eGNoG5EQMaNzYLxgfih7QSpc1fwV07iM4
 iNhXdIhevymCmg3f1x+hIFPIjLzDra238RQr5AmbnMFtzTP7CWRk0vGanto33Zo8
 A75mbWpdl9yq/ry5wvGIdBhIGjXax3U4eC5Z+79KQHrO9k8PbYPrM0gkY7FiRi9e
 wuebr7zQZlOretMV9tQCAJZ/0FWm8rTSqKCQEVoutbmRXC2ezrG31WfTtW59fwIM
 wpKbsEyzkrltixORIm2U5OYtqfiQFOAK5ym7tXUAIpGoGwd93hS0YzU5CPdMTKOS
 7GTNtx9wTAqyvkxDj1TRYzUkPgg2NeFW3rXZPdDvXR540b1JEBCXIOjqmIXA5PR8
 GbAFIYflRA+HnKi9FBk2N0N5Q9gg8NshYA9bgnwtmkvajgcsHNoKZIl78ra6H5As
 55U1c/Xmbq6DvlApNGhKYjbB3JXs8wSc777ZUNWnRA+7IhqTbjuzxel0wFIbjd/x
 5BID0abK+kF+ZgGgemgBXa2sZWhsjiFOxGDEE1pBhH0kbKHBTdE4cxBGQjjw2Onc
 He/Q/KEafhZX+4tKpQe/78+apbtjbp+eHAs8B86VSQSi/OaSF/vTMVllv00BBjKV
 0c6X8hDCQjHk3L0ZF13/gq3Pn3zkf2yl4rlv7dsoKlV1g+Z41DQ=
 =Q13t
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt64-5.20-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt

Samsung DTS ARM64 changes for v5.20, part two

1. Correct SPI11 pin names on ExynosAutov9.
2. Add more USI (I2C/SPI/UART) devices to ExynosAutov9.

* tag 'samsung-dt64-5.20-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  arm64: dts: exynosautov9: add usi device tree nodes
  arm64: dts: exynosautov9: prepare usi0 changes
  arm64: dts: exynosautov9: add pdma0 device tree node
  dt-bindings: soc: samsung: usi: add exynosautov9-usi compatible
  arm64: dts: exynosautov9: correct spi11 pin names

Link: https://lore.kernel.org/r/20220707080408.69251-2-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-07 10:22:50 +02:00
Arnd Bergmann
8873d6b877 Samsung DTS ARM changes for v5.20, part two
1. Cleanups: align SDHCI node names.
 2. DT bindings: Document preferred compatible naming schema.
 3. DT bindings: fixes and improvements to Exynos PMU bindings.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmLGkn8QHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD1xGMD/9pmiDFs/16HP8QmEJ+0YuilCyuoBEX0osb
 yfThqoCJ7ZUsJqukPMcCojxH5v65st2EC/ca9VdLFGNek2DZoRd60BbCDJ/9TnkN
 PZGqUm2EV2IQZu+OaJ6xS76OWirM+XKVNege5x0cM8yGMrMUVPBPNNzUpRxFDLNC
 wV0AEwSWL6AIhJ/8IU0zjLSWSdd4sbxo2NuYb+gGztdZlK7qvSSUQQQH9OGy/DUR
 X+gbRwjlVS9taj0aAmYf51iz/tEEzogFie4EX5aenhJDw+7ZkR1md6kNXhR365QE
 Q9GkKnktBuayRqt90kKSRl2QpPm+Pdq+gj5HTfZV0GI7bFLMNcjjwoGIcN9tT+TU
 D3QoB9WvQLe2KuZCS1n31uDQJ1dFgES4o0xCnzDv3ad63mWCgtu6rYnBxfyoOq0O
 EZnYN564OPUpgR09z5DgxrRp715S8YspbQo/s33bmuJ0V4ezId8aGeeH45dwlNeJ
 jEMCrdYHRTu2gphA9qU7MOXaZsuwCR0oBn96okQjMb4Lous77hp/s+D214jM75Rs
 t5/68c4p7a08Y9meoysgcdKOp9p8FbpHKCZDCIaLoJwWHPLmOW0UjGrIlgT0jOB9
 ci1+SjhDnxEcOlrEiAeNMAqMa1AxA9fEJY+joAvVwdnM32mrMuqoy+k7NHT4NIXy
 8gmw6edbLQ==
 =vWaQ
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLGl4UACgkQmmx57+YA
 GNlDZBAAtw7FMoswmtWZyuvFZRkpzej7pcj/VOjDukNw7g19ozGsKTOv5nrKIsZE
 BpO8EJAgUcVWz7REytTf+1LPSHARtGBy2TCu2uSoO7/Kw4vQStnWSBn64wWl9ICY
 q5Wlmk/LcG77VyfwlOoFnZ97b/M3fbnOEyU55A/pR6q41uy7CD27j06XV/l6wuSi
 gN97BgYTwFJbihhBa+4F02cSEauAiOXNvzi0RyasriFu4BJAkxGp8zZZ8sOMYFFs
 muNBNSU0wacBr+6tu+S6hjgksF4wOCczmw+pCn3r7nplhIzuDpXczYd6mP9lyMyA
 wGBG8SaDXSZcmnvph9lYpzgzpF00ddZEKHWf/+CpcVtx8hrgx7JEmugd/oJhh78i
 8cPIvNAGDn6AeXpML0zIa9tqsj1WgzQohObiJMkXWrKdGxk7RLVqwj3WwVr7RxN3
 5dFeYJSteWwGBESO1hN1RHepPTAPCXsb9K1M/G8ysQdPVgU1XvmVAINpPBuj4vjH
 hnscu109yKHA3v93IUfnoJF1/eRuVOGezealildggphNnKJatxao2Moceu8mRTKM
 2WWr+6XXo593jdLkjiJTv6cX2y7Dm5X9FyLYBOfet80O1iNTybw//QJ9voiG77dQ
 PpviVgllB2xWYkryRsWuFsa8RqSwYKur0JrCU3+0l+Z6xlBMyn0=
 =2e3m
 -----END PGP SIGNATURE-----

Merge tag 'samsung-dt-5.20-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt

Samsung DTS ARM changes for v5.20, part two

1. Cleanups: align SDHCI node names.
2. DT bindings: Document preferred compatible naming schema.
3. DT bindings: fixes and improvements to Exynos PMU bindings.

* tag 'samsung-dt-5.20-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  dt-bindings: soc: samsung: exynos-pmu: add reboot-mode
  dt-bindings: soc: samsung: exynos-pmu: use abolute ref paths
  dt-bindings: soc: samsung: exynos-pmu: cleanup assigned clocks
  dt-bindings: samsung: document preferred compatible naming
  ARM: dts: s5pv210: align SDHCI node name with dtschema
  ARM: dts: s3c64xx: align SDHCI node name with dtschema
  ARM: dts: s3c24xx: align SDHCI node name with dtschema
  ARM: dts: exynos: align SDHCI node name with dtschema

Link: https://lore.kernel.org/r/20220707080408.69251-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-07 10:21:25 +02:00
Jayesh Choudhary
8af893654c arm64: dts: ti: k3-am62-main: Enable crypto accelerator
Add the node for sa3ul crypto accelerator.

Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Link: https://lore.kernel.org/r/20220624043905.129207-1-j-choudhary@ti.com
2022-07-06 19:34:30 -05:00
Guillaume La Roque
e2788887b3 arm64: dts: ti: k3-am625-sk: Enable ramoops
Enable ramoops features to easily debug some issues.

Signed-off-by: Guillaume La Roque <glaroque@baylibre.com>
Signed-off-by: Kevin Hilman <khilman@baylibre.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Link: https://lore.kernel.org/r/20220517122828.2985179-1-glaroque@baylibre.com
2022-07-06 19:29:19 -05:00
Aswath Govindraju
c553bf25f0 arm64: dts: ti: k3-am642-sk: Add pinmux corresponding to main_uart0
Add pinmux details required for the zeroth instance of main UART.

Signed-off-by: Aswath Govindraju <a-govindraju@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Link: https://lore.kernel.org/r/20220516113417.3516-1-a-govindraju@ti.com
2022-07-06 19:28:04 -05:00
Arnd Bergmann
72e76dc2f9 Cleanup of ARM DTS for v5.20, part two
Series of cleanups for ARM DTS - white-spaces, gpio-key subnode names
 and gpio-key properties for more boards: TI, Marvell, AT91 and Aspeed.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmLFuI4QHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD1wjGD/9wkItMwbnNVyAFg0UKLDnpkxAct2jG5pa0
 58QJQmEJjXSVw1QfOZgZkMwmdhu6u2axao+QtwLk42GBHBZzRWt7ZZZxc8W82XKB
 VvUkjcerZ36Hwsa2ooSNRVfShnCARbMky9iJ/xQn2w/w8b2edmu+AMG/X0Qu5tex
 Ncu+6UAGBeler0BGH2EipvP+ifseM54+tOUMQCEcWzaL5QLDYC8f00trKQzy/+Pa
 EIN8KD4OGOw+UUvJ1dC79yv2wraCO7EUTkSM3xgcrXDwQmXDWVmzkMrwnTLLYKku
 zb6p6YtFyZkf1AG7UafEevTWqyiZ4Niw0BN+BPNmKb+1scAgNqHMHntGNwga0bkh
 iC3lqnENEgl1fsjEQ/dhRmwOoZl+JJFiFTS7VwPm1RDh8flHrmka0h0+g0Kt1Nzr
 CDBA7I3xPchK699b/5RZWhH8HaCRbWARM+yC8ksZb77Bd3JDGGeLbv9aMkP8dW4p
 MC3nCYjDP9/pvBDpmdXDfN1T9YdOGWfVf71CaM8BnGy1txODzDsFF5c+KWICsETj
 CzYA0Vghyy5KQzu9RlYP1glBIBwpfD8bJyizJfISUmyCnuLb6LbC3qS3W3EF7UNk
 YnLVhSWUtZnqmRZ8MBYWQ9pkAi8DJPvgzpF9pJG/ffEnU16PGDX1shP1pX7JWFH2
 OMUDjuOGaw==
 =yRAK
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLF8bsACgkQmmx57+YA
 GNn5/w/9E/mTfChCT53UytBGSEzr9Zl7olNZkOoS+21rSiCYSL+4XUifGbdw8oaH
 IX1HTNoKNFKhV1qsp4Dh6ClJN5fBG0UyVUO70OrTVo3dI6/9ZN2aN28+aIMQgzRw
 yv8IDLyBSoMtSCircuVjfO6KX78Mhtew+3UvljbNDnQuEMbyHxAe7hvsIZFBL5RX
 9FnkYsMGs7wctblBe2sbZMVvYmuRgs2qNHthWwwCpRwf2IgWWsTRtjpMgA25QQpm
 c/G4aHTlc1c4kOVmnjAOm5XGLn33S2VK1tt0/Dcl3GcdfqH6X9FTpvftYCRs0HiD
 MidmQmonpWMS6XXmaAubEmtRbFldGY/MzDSTxaLsQZSKbVBh8WgcnB2iw3lkhcGr
 ewck/idIRfJINh/bJJ3LsrjX5TTBWkV0dp3LKEUpfXOQV9d+uzB4YwmOY7xoA1QR
 iZUrPrGFmqweq2FnKiFJBg08bLEU9IPE8y4HVIx+uih/Djwegcc2YdTK5ye7QxnC
 MiEMT76PZJI7MEkfQjDiDfJLwDRBkOY0ZqpaXFg5b4yu9LpNsCNyi3nHV+w7D129
 iwTQaaIAhPq7TFOBlG8at/kjTIO8hWcX5di6VASHXVmbm+5ULBlwHguyjpO+xgrj
 NdoiSOxunPmhJrL4od7uJOgx9QHKhg8qmq78oLTCJUbUpu3taBo=
 =I0d2
 -----END PGP SIGNATURE-----

Merge tag 'dt-cleanup-5.20-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt

Cleanup of ARM DTS for v5.20, part two

Series of cleanups for ARM DTS - white-spaces, gpio-key subnode names
and gpio-key properties for more boards: TI, Marvell, AT91 and Aspeed.

* tag 'dt-cleanup-5.20-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  ARM: dts: aspeed: correct gpio-keys properties
  ARM: dts: aspeed: align gpio-key node names with dtschema
  ARM: dts: at91: drop unneeded status from gpio-keys
  ARM: dts: at91: correct gpio-keys properties
  ARM: dts: at91: align gpio-key node names with dtschema
  ARM: dts: omap: correct gpio-keys properties
  ARM: dts: omap: align gpio-key node names with dtschema
  ARM: dts: marvell: correct gpio-keys properties
  ARM: dts: marvell: align gpio-key node names with dtschema
  ARM: dts: omap: adjust whitespace around '='
  ARM: dts: ti: adjust whitespace around '='

Link: https://lore.kernel.org/r/20220706163754.33064-2-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-06 22:34:02 +02:00
Arnd Bergmann
ec21041bb3 Cleanup of ARM64 DTS for v5.20, part two
Remaining cleanups for ARM64 DTS: gpio-keys and led node names on Marvel
 platforms.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmLFuQsQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD17EZD/9BLYWbXy+xsUSKVs6a7PCP2JV2TDTym+2/
 qUP+gBcWHtO08MRmti+Wa2hiLZOV8xcr0Su+fbv/xA4iLJM52ZhgsQLZxwX7DYUg
 x/FbhgBTVgCHaFHlZJK1sHaFpAOaxbYhqiycdtzkLzuS+6DjUuKQPhDlfOb4suct
 LGl/8dAI5W4PP1YYAtB1IaI8JdaPf9ElC1VRdJGeyVMZPEhOjc2gUzuCPp/iRrdR
 e+0J/F2OmutFI4G7VUEczSl3Xx83gM/uj6QyhN0idszdbTHRjzCZynqdG8mFJYiK
 LZAK2NZJ5qIyHpnxR3EWJZejgF3eE9uD/EIyHPLCh2/26tcs7LRnRZKFKdUx4JNQ
 NN6l57p9KuXnlQGv95YrxJVo5iGqnlshUIm57v+WdpdPIMNPiZHUHH0/0kMACvSM
 n8wxTMTXaGe1gwdry8ePHURcnboDuPef0VQ4C6dSZ2xqh0b+6bTqKv31+Mj2tHDo
 WiPdFnoSRkWhUO220ZBj7DPTXedpdon8K6/8vSiNTQi7wsZQ8Kroyd/7ytKhDfzl
 tIFufGjNRFumAzk3v4GVp29G5lbsf2rrOHSnMPD/ItoXh16PzSRq4YyCrkRI/lqa
 1zK2KBsoMyObBRpRLgAOuf0MfsdwJWT/kWkzV4LzSFy/zDa8qNEcV7SYQC0C9Hd0
 UFOcAn+lkQ==
 =oAoI
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLF8XUACgkQmmx57+YA
 GNmRzw/+LkaC50V0MBk5oetzogaLIfHV2Clnnu3as98zFNv0tSrG0hsnR4Vc6hix
 8GvfbIesu8D57QjzdLiusRX8/bpZQFaE4IKhcYzaHHq5Fr74OMdURy2iA6gVXAIY
 pr7TCJN5BajdatoXqEfDanxaOkGXBwM5z3qoyL41X5jDJHx3Lz903bx+7ws5N3FJ
 UhbDe4bZi+fsfBRMrjFCGX2lxdnR9Zv64V/tXCURymT9zBKf9ydjQLZ5m61rkuBL
 1rjaOw2UEosrzzmGzW6tSCmtOZLHrpZ3pHcAGggAeZHiN03iaZitgFW48cT9E+iI
 B78kq/swsgXOmMdP99OUGS9W0sqy8kVRc3MpGy7Btq4+jlBn07yYyoOYQgMSvyPU
 AFBMiIQRL006HU/WP+1QltDewnFLmNPB22+N5fcvcwLDt94K1I41N1paRfGBFdKI
 MkYz48yg2Q5JoNZ2vgt2uZXiGVc+iGZcfhfFZFI+fC7KSjAWh0zbfjIcpuaN3scL
 NwlITx/wVzMct/p/9ohmpj2UyA5XRs7j7OXMbHmlk4ykvFfVvQk8CBP/OeO33k3P
 IV8dk4cK9eopVut24dRWsfM+B5jHL785TrXogbSDSRNJUZ77IAr2vtTAQlaicXuC
 a2yLrHT3BrW2947F5zlxQHU+rkKkhMwsMxDYdmzuCFHgZ0bWcx4=
 =jO+A
 -----END PGP SIGNATURE-----

Merge tag 'dt64-cleanup-5.20-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt

Cleanup of ARM64 DTS for v5.20, part two

Remaining cleanups for ARM64 DTS: gpio-keys and led node names on Marvel
platforms.

* tag 'dt64-cleanup-5.20-2' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  arm64: dts: marvell: armada-3720: align lednode names with dtschema
  arm64: dts: marvell: align gpio-key node names with dtschema

Link: https://lore.kernel.org/r/20220706163754.33064-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-06 22:32:53 +02:00
Krzysztof Kozlowski
3e27bf7193 dt-bindings: soc: samsung: exynos-pmu: add reboot-mode
ExynosAutov9 gained a reboot-mode node, so document the property to fix
warning:

  exynosautov9-sadk.dtb: system-controller@10460000: 'reboot-mode' does not match any of the regexes: 'pinctrl-[0-9]+'

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Alim Akhtar <alim.akhtar@samsung.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220706160257.27579-3-krzysztof.kozlowski@linaro.org
2022-07-06 18:24:32 +02:00
Krzysztof Kozlowski
61bebc2902 dt-bindings: soc: samsung: exynos-pmu: use abolute ref paths
Preferred coding for referencing other schemas is to use absolute path.
Quotes over path are also not needed.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Alim Akhtar <alim.akhtar@samsung.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220706160257.27579-2-krzysztof.kozlowski@linaro.org
2022-07-06 18:24:32 +02:00
Krzysztof Kozlowski
38aed2e0aa dt-bindings: soc: samsung: exynos-pmu: cleanup assigned clocks
"assigned-clocks" are not needed in the device schema as they come from
core schema.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220706160257.27579-1-krzysztof.kozlowski@linaro.org
2022-07-06 18:24:30 +02:00
Krzysztof Kozlowski
30e1f7bb96 dt-bindings: samsung: document preferred compatible naming
Compatibles can come in two formats.  Either "vendor,ip-soc" or
"vendor,soc-ip".  Add a DT schema documenting preferred policy and
enforcing it for all new compatibles, except few existing patterns.  The
schema also disallows wild-cards used in SoC compatibles.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220705161340.493474-1-krzysztof.kozlowski@linaro.org
2022-07-06 18:04:18 +02:00
Arnd Bergmann
6a65fc3614 Armv8 Juno/FVP updates for v5.20
Just a small bunch of miscellaneous updates: addition of missing
 cache-level property to L2 caches on Juno, whitespace adjustments
 and removal of erroneous 'mbox-name' and 'panel-dpi' compatible in
 the device tree nodes.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEEunHlEgbzHrJD3ZPhAEG6vDF+4pgFAmLFVroACgkQAEG6vDF+
 4phMGA/+LPM48FsZSAOyOQdt0fFPLEPcXBn92aRVkDDie2RN5EnlEbBG0fmQZwzJ
 dIEYlzs4KLxq8Ucj6ThdoVoW/POqPyyZjgzqGf32ltL6xs2KE/OO3Rtb1VSEOnQE
 s3UvbGZ9qHv0XXx4yRr+06jJZ7Ll7nhKG4HtRL+vs3sGe67aWa05hX/F+l+20XEg
 /PGhACF5W9do2e901JuUfAAw7vjTtyQFiC/JWGOzlzHqdC2x8+B5cyVvqeyfjdOj
 vkfo0KaGiLBveszhwENupdpqVY5MmEVGcMyPRFBujSKBTakLvk/RE4eFb7GDd14F
 f7xdZlgwjLYA5ihmbqwvtLif1F5a/zwvaH8yASN3K1sFMRdP90bOf1Bp9rKpqnBW
 GW/F40y7QhfraF+3FSSloJj9pGUSkndKjz2yJKeGmMbU036Vjps9M8Zof6IyyEA2
 uVRuh2anaBQLipOaY86z+8MXtZ+Hmxt11jDPf6HhKAGjIkvqB8OQtrTB+u9pmMyl
 FDXehCVPng90P2d/8RYMvqq4yvHnGCdl3y9M1bhANH7yHqTsgFQSUkepZrKTY+hr
 xTKFeEaAjsMlfOi/6dChXtMGUElgGdUgFRxB2WQKZfetgz2rBGqImJsV/nJl+Fd7
 m3/Hxx5dkDvvUApXhffomWiFdoYFmDm1PIZqHhZHEP8KfBNNnPQ=
 =ZJmi
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLFeBYACgkQmmx57+YA
 GNl55Q//eRNl4TfNOZHFfnHK4yEfVmiJ3mAqwoeHQog2YelAiT1hCDb9J4dvVwTT
 V4/JtUFUQuHFJVO0zFGob71XnxhgQzYTyJHbOhAxSHMrjNk20Fy+tJIv0D4AmG+S
 G15KPEbdSfECg1QkZCDAsPFXJeKzNmGklvtu9mBtod31A2eIaj7GQsFIsOFKfF+y
 MQUvo+DjE4SOxCZdjAxvSY3hV2fYgzFS5OIzmpI25KDlr/NnGS+6kJKWVEnc+HVT
 beAAqNbJUeH9Y4dmzYXMCmSQlS/L1peNZxXpJODZxw8zYLEmbDzHYONKLQ+38ASA
 FHAsbpgdrFPHZFAMDnLhaeBXAxGg3QhMG0ka5aGz3ro0j0nkhQUbf1hdP4roiZIN
 7K6B1z8QmyPYGMo5EWsjiM/J4ePRllQrhENW1OKrXADJovVKya2bnNUOZI8VBB8g
 LKGr6lh0V2mdcoD7jJb33PB2x//10P6Ge+XlJWNxui360p8VzTtweUq4/7Z7tjzJ
 B3YOFCHB3qza0sqBSUGIE8SHhx4vf2RR31jx3Tael9xfjBpfYGRRQMLbKZEUfFoH
 bYH2IDyItvrdFazDsEcXcmWnelgY9kelIjv915cPY+Fr/XduVSHcJJ+E+JDGTcuN
 pGuj6eBR7kzRQjVXfySNxsdQ5TSNq0uw5xBcNM3flrip0AxrWJc=
 =OxuR
 -----END PGP SIGNATURE-----

Merge tag 'juno-updates-5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux into arm/dt

Armv8 Juno/FVP updates for v5.20

Just a small bunch of miscellaneous updates: addition of missing
cache-level property to L2 caches on Juno, whitespace adjustments
and removal of erroneous 'mbox-name' and 'panel-dpi' compatible in
the device tree nodes.

* tag 'juno-updates-5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux:
  arm64: dts: juno: Add cache-level property to L2 caches
  arm64: dts: arm: adjust whitespace around '='
  arm64: dts: arm/juno: Drop erroneous 'mbox-name' property
  arm64: dts: arm/fvp-base-revc: Remove 'panel-dpi' compatible

Link: https://lore.kernel.org/r/20220706115026.2272643-1-sudeep.holla@arm.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-06 13:55:02 +02:00
Arnd Bergmann
888c173e31 STM32 DT for v5.20, round 1
Highlights:
 ----------
 
 - MCU:
   -Fix whitespace coding style. No functional changes.
 
 - MPU:
   - General:
     - Remove specific IPCC wakeup interrupt on STM32MP15.
     - Enable OPTEE firmware and scmi support (clock/reset) on
       STM32MP13. It allows to enable RCC clock driver.
     - Add new pins configurations groups.
 
   - DH boards:
     - Add DHCOR based DRC Compact board. It embeds: 2xETH, 1xCAN,
       uSD, USB, eMMC and SDIO wifi.
     - Add ST MIPID02 bindings to AV96 (not enabled by default)
 
   - OSD32:
     - Correct vcc-supply for eeprom.
     - fix missing internally connected voltage regulator (ldo3
       supplied by vdd_ddr).
 -----BEGIN PGP SIGNATURE-----
 
 iQJRBAABCgA7FiEEctl9+nxzUSUqdELdf5rJavIecIUFAmLEDEkdHGFsZXhhbmRy
 ZS50b3JndWVAZm9zcy5zdC5jb20ACgkQf5rJavIecIW6KA//e/5ecejZuGFxz3TE
 mF3HH9odiGiGHfM8VAQACNGOz+xt/YlE1XqD3bkTlwTeyqGoPHq9gA8Ch3x31MLw
 /rt48BYtxg64DsVG9NQcFpo6V1FNWy67A1HLvgbTEcwC3IY+QPUzZqSdgnij38lF
 x3Nkmunnun+QoWT/LH2Fbw2CKslvqX3E005orzSgy5ZS4isLdlJqLKTzV5N/mRQD
 5rjbOljZYgJJdmalVZ8INnHkEt7wWK5NBIqpsmnH2nA6CPiOrQ8qQOzrdFbSOjSn
 ZEdMCb964xIXIhqzt0uVVk2uv7MSolvOhYyQ9yAxOA6HWoiMBtk3QAStb8Jb9Bd8
 8QqZK/2QL5KZlwwtdBTpS3JlewkjWAE4+1Yz2D8B5UVbLcV1W5wTAVHypq0azpIp
 oERnTiI+rCivo5yt9vuTF+66/fRole+qsGGJxYnMUEfLuqho9Orp9MVvF2o4rcn8
 KXh6eony2plA+ie/CV4V+tQi0Pj/7gTBRFrXBR3ttgiZPcsmO4M2mzt/Rew5pkzJ
 Db5jDVi0Dit413rbjUm0slYglq1sFdxLtDBAZeTzpCwbAewe5wGCmyZw/Jjndivw
 byQ/HN+XBK0dkEZo2JMNPfEl9/yHK7LTEHpeNsLyidq+5L3mOeaIGGDRMwFOrsua
 qvgZnLz1lVN7uxSS+EtAiJKOUb0=
 =0JDc
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLFdhMACgkQmmx57+YA
 GNkuhhAAgxnrvS4xX66WivjEOTGND/do19Sbl6la9uI/CZqoX5ztzjCW9lQ1gpR8
 +9dE4YaK3A2aT2Hc+AefW5ZotYzCTH7oJQfCdevMMPNgLbC0gXc2VmTM8HD52bD4
 vOFmZFa33WemcfuFAjM0v1PQe+DRTHsv24xz9bs+jxcp4zE8QCF+IHmFE4TXjueV
 diuecog5VTukF9LPRPni7xtoSrAF8GEVLYPZZ5Ac7duVsspTUZa9krbdhD5VJdU5
 VDgiUHF9HlyloRf3FH2+/Ve2S03Tvo+aHpjW7EvshPvBxXtNb+Zuf0hRuzOr2vxS
 iGaGexiprWLAB3q6FHI0HBjUeUWNLcFfsoCppimgBVoU6Co7YQS58dnHQvx1oOrI
 DbiufpqmS7WBXrvZDB5t+dJ+FemuonPqP+NZzZANsMfAs4tCaix+fLgrDfHSBlX1
 VAPIX7GkavR7uS8iC3V3WVtycCsU+mlPHJ/seZK9NIQiiZ+QssLM1p3hGLcJypnD
 Bsx+7a+a3UWwLi52fgMQSCRJFouddf/jfOZoHVOAcf4nOe+S/7yyrefoLw5hza9/
 9PcuHIRl+Y8Bl0CBIVx0GjUcl5VRdTwd9353rRG++4snLU3ykH2/E+/nT3TmNCvP
 PQsCiwa+PJWIieuL1/onPchaOW7A3dAdd+4JA8Mwi4pTj8noA0c=
 =4s7+
 -----END PGP SIGNATURE-----

Merge tag 'stm32-dt-for-v5.20-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32 into arm/dt

STM32 DT for v5.20, round 1

Highlights:
----------

- MCU:
  -Fix whitespace coding style. No functional changes.

- MPU:
  - General:
    - Remove specific IPCC wakeup interrupt on STM32MP15.
    - Enable OPTEE firmware and scmi support (clock/reset) on
      STM32MP13. It allows to enable RCC clock driver.
    - Add new pins configurations groups.

  - DH boards:
    - Add DHCOR based DRC Compact board. It embeds: 2xETH, 1xCAN,
      uSD, USB, eMMC and SDIO wifi.
    - Add ST MIPID02 bindings to AV96 (not enabled by default)

  - OSD32:
    - Correct vcc-supply for eeprom.
    - fix missing internally connected voltage regulator (ldo3
      supplied by vdd_ddr).

* tag 'stm32-dt-for-v5.20-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32: (25 commits)
  ARM: dts: stm32: Add ST MIPID02 bindings to AV96
  ARM: dts: stm32: Add alternate pinmux for RCC pin
  ARM: dts: stm32: Add alternate pinmux for DCMI pins
  ARM: dts: stm32: Add DHCOR based DRC Compact board
  ARM: dts: stm32: Add alternate pinmux for UART5 pins
  ARM: dts: stm32: Add alternate pinmux for UART4 pins
  ARM: dts: stm32: Add alternate pinmux for UART3 pins
  ARM: dts: stm32: Add alternate pinmux for SPI2 pins
  ARM: dts: stm32: Add alternate pinmux for CAN1 pins
  dt-bindings: arm: stm32: Add compatible string for DH electronics DHCOR DRC Compact
  ARM: dts: stm32: Fix SPI2 pinmux pin comments on stm32mp15
  ARM: dts: stm32: add optee reserved memory on stm32mp135f-dk
  ARM: dts: stm32: add RCC on STM32MP13x SoC family
  ARM: dts: stm32: enable optee firmware and SCMI support on STM32MP13
  dt-bindings: rcc: stm32: select the "secure" path for stm32mp13
  ARM: dts: stm32: correct vcc-supply for eeprom on stm32mp15xx-osd32
  ARM: dts: stm32: fix missing internally connected voltage regulator for OSD32MP1
  ARM: dts: stm32: adjust whitespace around '=' on MCU boards
  ARM: dts: stm32: Move DHCOR BUCK3 VDD 2V9 adjustment to 1V8 DTSI
  ARM: dts: stm32: remove the IPCC "wakeup" IRQ on stm32mp151
  ...

Link: https://lore.kernel.org/r/a250f32b-f67c-2922-0748-e39dc791e95c@foss.st.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-06 13:46:26 +02:00
Arnd Bergmann
5b98b4021e AT91 DT for v5.20
It contains:
 - compilation warning fixes for SAMA5D2
 - updates for all AT91 device tree to use generic name for reset
   controller
 - reset controller node for SAMA7G5
 - MCAN1 and UDPHS nodes for LAN966 SoCs
 - Flexcom3 bindings were updated for lan966x-pcb8291.dts board to cope
   with reality
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQTsZ8eserC1pmhwqDmejrg/N2X7/QUCYsPyogAKCRCejrg/N2X7
 /Uq7AQCAKfITIfmP9EY0JGuhJqBNNGckbCEkFLbixz6uj5TFNAEAxoJmmcL5cj9m
 wUczRNYOD8wW7R1GoLOsHF95pwJvhgI=
 =rxjU
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLFdTYACgkQmmx57+YA
 GNk3Dw/9EQXALu+c9PNgJ5nNwBH0NifSYVAS6K/nPbbVUGfp8kJaPBkHfFWjJzPd
 F+cEK31mp28kwA9GQTlAkkWIomrBDRsl+Xe4Dmwtbno4AkfsvsTskFWAdmgDMHGb
 GAasQGXPfr6e+KvTARcUYvA4ff4GkZG+d3o8sCEs001PGVTHHBLC5Od0ezBxA3OO
 JWG1Giruy/u8v+9zjmEmgJEAp7XIt+f2kPI4qCxT/okLAmX5fk+IL/eybys1ASXi
 g4qFHXwT/pH5DrBmFlBpCz4gYZ2PKqfSOz25xvP167Crtv7HUrvmfoI+SEzzlzbr
 mfHSVTbGfgJ23aFhW5pSAm8X8P1gMMfPgRSJaX/QUb61+tWnX+E13H6WsvwL5hBw
 Ybbn2KB1qSXWXbtAFehMcTxmUnXMD8rzZ1pHGRl8JeJJ0Al4sxutPVSLgKivQ4RT
 6SHBG5jlQ+VEw15AsvmRgdnDuLcqU/7pHh3BOWArnwsymsq00kmwBEsyahoWZZoV
 REneCjaX9kwzKGdS7jYZFUp8001VKjR7IYuGrsX4sal0+5c56Keg0YfZLc0U+Ss4
 NTLTbb5rzx2M0zyxqmc9vqOagwYacdgMrCbgRVIW1uB4UfCjO4G/94FIZjXgQ9rz
 hv2GX0iHgYKpAPgOcvV8NoRa/t4zMAXNuer+5oMiW27H2E4NzXY=
 =182f
 -----END PGP SIGNATURE-----

Merge tag 'at91-dt-5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into arm/dt

AT91 DT for v5.20

It contains:
- compilation warning fixes for SAMA5D2
- updates for all AT91 device tree to use generic name for reset
  controller
- reset controller node for SAMA7G5
- MCAN1 and UDPHS nodes for LAN966 SoCs
- Flexcom3 bindings were updated for lan966x-pcb8291.dts board to cope
  with reality

* tag 'at91-dt-5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux:
  ARM: dts: lan966x: Add UDPHS support
  dt-bindings: usb: atmel: Add Microchip LAN9662 compatible string
  ARM: dts: lan966x: Cleanup flexcom3 usart pinctrl settings.
  ARM: dts: lan966x: Add mcan1 node.
  ARM: dts: at91: sama7g5: add reset-controller node
  ARM: dts: at91: use generic name for reset controller
  ARM: dts: at91: sama5d2: fix compilation warning
  ARM: dts: at91: sama5d2: fix compilation warning

Link: https://lore.kernel.org/r/20220705084637.818216-1-claudiu.beznea@microchip.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-06 13:42:46 +02:00
Arnd Bergmann
11303e4e4c Ux500 DTS updates for the v5.20 kernel:
- Fix orientation matrices on a few U8500 mobile phones.
 
 - Drop unused i2c power supply handled by the power domain.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEElDRnuGcz/wPCXQWMQRCzN7AZXXMFAmLEu8kACgkQQRCzN7AZ
 XXOTlw/6AomAjsbn69ZsFZOksn73Nv/stTzqV2uPLUdDtStRMKCcTpeaaJ1IE5Sa
 Xk1ZE1Bi/cswZEkFJpCLrfh2EfsLuntHmO4eRcUQDIx34Plz8rXUrdMUepQ817Qe
 5+eBZCF8FRmw/7eO64Qetxz/nikFQ7qXBPM8fF6TdeHGRO2296TkrM7enlEK3mWi
 yeRf4errUNr03U9cT/XrCL7kOVSaUaS49lcgG7/qQGGatqIc1b/01NUjGun5rEbT
 ZNbxU+rBOOBxbrVOjF+9vFx3nAW9Jk/oP/cC/k+TZ/VeqwOrO+GvNdbO10BGKNf7
 NfX7+LuA7dS1Hb7Sj5SX8wLQfdbTj3PGf9O1/li75bU6Q3MGQgWaQ5KlIWnMvZ7z
 Xk3vOp3yhsp3zJ0tfLNCvodWA94Thlk11KHAJ8zPeEOC/DW9opDE9btpDkMZFl/j
 lBQYVDg0PjATYmnAS10y8FiVpZXacUP9NZ76DG2rGMNAFBoIf8MnKBkV0qpgR1Jg
 PqKKg661UmKaoDjv4cM5f6tmSD5f0rHLUYcEAIiMfeQdG0MDUaBZ3C3fYMKw+9vx
 jc9TJEJcZWF54WONqcKs2IQPyB5+XOG0zlN7//btyOkJpTZnv2oHxzy+aaOn+yz/
 gVMegM13MnKDZQMbm6TEBh0pdDL/LzlAiXjaVrW10azUq0AgE3U=
 =Bbl/
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLFdQUACgkQmmx57+YA
 GNke2g//SoEs8+oFp+AlIHf0U7HFH4o/DsVWXxKIBJfAIdE49sdU5yQFKC6GS7xC
 MVlhCrx//p7+YWh+NjXlNyN9Ih9ZugE3OD6PMJJMWHW9AKFGG88nB0MXPOsCOcmv
 Gy9TO/l7eIcKQW0V0Un0/h3zS1GRfcxybKT4lqMqMpepMhmPvVZ1KmJUcJaYYHtv
 npPZzN4EUSJSmiI48l6/r2anUckQy3RdNHlGiPas6map1YE/+MdumcIg1MYwMw5O
 OFygA5uxbfSk0sZ2fhxrv0pNrW4Hvy1jcIE3bHenqs5jRKQkvt/2neESZxvXtpye
 LiUlMLXMG1jBgiw7ezQr0SZUKpA0h+cjODbBQS3N2YBdyUpqlJ3o7RfkB7GHOseK
 IxiZOgRqOcXv+Z/neD2jrjZ8P+/1AWCnpQXQq2CyfWGaOjxJU6nmuycAG0WsGWav
 9VFre9MVDVYIoC4YHmowzhGDTXUuh55lqn+TEERN8BjVzaNSOIoziGiyKTL/Oamp
 uQAL5XQE06CX++z6kVjB5VcMeo2SMwZYHJtTMoJzYjsGJKIzpXoG42eu14Q1qiWR
 9kNRxw+zhHrcqhMMGVc6cLVT5u7RmOhBKxwj1g/dmB65BXCQynvyUfm/9n3P0Z5q
 US7vtaafxUTiZuQfvTvv1zU4XubdWhLQUXWjecDwAzWbeBKQBTU=
 =Fizs
 -----END PGP SIGNATURE-----

Merge tag 'ux500-dts-v5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-nomadik into arm/dt

Ux500 DTS updates for the v5.20 kernel:

- Fix orientation matrices on a few U8500 mobile phones.

- Drop unused i2c power supply handled by the power domain.

* tag 'ux500-dts-v5.20' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-nomadik:
  ARM: dts: ux500: Drop unused i2c power domain supply
  ARM: dts: ux500: Fix Gavini accelerometer mounting matrix
  ARM: dts: ux500: Fix Codina accelerometer mounting matrix
  ARM: dts: ux500: Fix Janice accelerometer mounting matrix

Link: https://lore.kernel.org/r/CACRpkdY1MG=HG+tOCmD1_LEAStV1-ycCLkwShMRD4R=4jGDYHQ@mail.gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-06 13:41:57 +02:00
Arnd Bergmann
2630a9127c NFC flash node on rk3066a-mk808 and some dts styling fixes
(alignment and node names).
 -----BEGIN PGP SIGNATURE-----
 
 iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAmLEGIQQHGhlaWtvQHNu
 dGVjaC5kZQAKCRDzpnnJnNEdgVS/B/0X0ztbwVTc44bRsyMScsocVK5N+URHUOMN
 4cCNtViXlI3Rqwea8WmwbEqTn3UwMHfOkF96OgGsTok/frNAkNEcFN8+r2Ott+Il
 3ggr8mfQ7fl2C2+zsdJNkykw0gq8NiM2T/P3OZhOFWXXy25MSaLpWpasYthL+AxC
 xdOEVgxy+3Pe/bCjYnqZ7a2VNs5L/U8q28qOZ0NPqVzD/HRhQa7vwk3IvoltTLrY
 EQPHIMr+PGA3CmMJ6XVNwdTC+XA+CDE5+dWCH/ylkrRi49MyromgSMlUH4ZrYdth
 hXAJOCRu4L8+y+9Yp7tE6UknLjfynoXZ/VtqUf9QzAA+tZKvZEAJ
 =FcZo
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLFdJsACgkQmmx57+YA
 GNmnzg/+OfYFvbxIob1SyKCYGAeGT28TyeptANISKSdxJF5GgOFapbpOjZun1gLx
 NtkdAprOjoPAJwSz+N5IjH+maaUctOZGRT1Y1NNBMdKpNXRUTejgx5Up9j+V9EP5
 hpSq9FU3TS3Pa0jROgXToPsarNwQfqen41uveJrEUHYBMc0qF52uRfxQjUtWRI8h
 g5taktZMWUUnKbcs/qSH6SC6Smh5KZmnBmTa7fD1sK1qdH7pa9WISPcU1ihk1s5F
 m+aD84FRaNevtzSlgls1hjb6f904Ts+8/gxV0FGn51H4nPF0yw/2mRi+CwTy0kyn
 fFvLK8zUH+UsU9to5H79lz2iM3KafYG2JfDKni7ppTnqTnRVoOw7a/f11XQgvYvB
 J87QzyhBVZIHF6Xmrv70T256n9jHxM7UNNR3BFm33VKjWkFwtMSRWR4gqpO8Ljzl
 gWGlGHF0WNedAtp23mSsgC7TCW2NLlFIX60DYSIbtpkv+eQOSogRqGCA+6ta4WLE
 uceo6ZB/9zUtYHxIVC76IMV9c8FEfKx8rsBUR+QdjmJjfs3DUHYcvqWycqT9QS6V
 orxsPJJ/w6E8q/usKIEJa4BIIv7AaMNlIvij87gw7DHSBzWzNaF52LJi2NdY8b0M
 Zsu6XhTUpLKQv0ntY25GrpIOzG7HfinHPV13RS2LErJuauunNNQ=
 =S51s
 -----END PGP SIGNATURE-----

Merge tag 'v5.20-rockchip-dts32-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into arm/dt

NFC flash node on rk3066a-mk808 and some dts styling fixes
(alignment and node names).

* tag 'v5.20-rockchip-dts32-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip:
  ARM: dts: rockchip: correct gpio-keys properties on rk3288-tinker
  ARM: dts: rockchip: align gpio-key node names with dtschema
  ARM: dts: rockchip: adjust whitespace around '='
  ARM: dts: rockchip: enable nfc node in rk3066a-mk808.dts

Link: https://lore.kernel.org/r/14795241.VsHLxoZxqI@phil
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-06 13:40:11 +02:00
Arnd Bergmann
73a4ccf938 New board the Radxa Rock Pi S, enablement of graphics support and hdmi-audio
on rk356x in general plus necessary board-specific changes on Rock-3A,
 Quartz64-A, rk3568-evb, BPI-R2-Pro.
 
 A number of additional peripherals on BPI-R2-Pro (gpu, thermal, rtc) and
 PCIe2x1 support on rk3568 and enablement on Quart64-A as well as a number
 of additional peripherals to this board (sfc node, sdr-104 support, fan).
 
 And finally touch panel support for rockpro64 and some misc dt cleanups
 (node names for dtschema and styling).
 -----BEGIN PGP SIGNATURE-----
 
 iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAmLEGlUQHGhlaWtvQHNu
 dGVjaC5kZQAKCRDzpnnJnNEdgcG+CACtfU9yrfAxElsWY2cxkPJm3nV+rA6jO3VX
 HLPFjyQ6XJlpHGQrKge38HPCaq/8tynxgt4mykdE3mUn7I8OCTylzW5OUtue4yJU
 D35JHQbuhk79MlfgkD7Wp2iz9jwB64JgeCLzbVfUq5f7CiBqc9R1StWZwYqdlJ87
 PS3dAGfO6hswJmbF2f4u2bc0OzPfQs0KkreiN2YkfmzffMo28VDGmumj2IPEPGEI
 h7eHLrJT721YTaXXkErd0j9Fen6lngQybGoLGThBYxzLrfshRulW1uR6Ykx1PQBA
 rz3nq9YhHaWz0uVn6EIN95c76LLkgU/WE5dypjduT12i21wQ/42y
 =shlA
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmLFc/4ACgkQmmx57+YA
 GNktbQ//XNZFy22cJ6KiTJfjTudj5q1DfqJDZZPP8rwiV4rGUZu5GoxEp4gAfvky
 Ds69aqemEOW4SU3XX8tNPp+6CulnZImSgXDiIHzMC8MMakR3Kj8si6NttA10/USO
 EOUx/LJU7HxEsOQL2lmGi55eyoYZz7rOgzqa1W2rMOdzX/ytmvk124u6J5TDX2/8
 w0i66LCTvlf+4P/+QK7riwOuzYxsWNaJgSg/+bVtfZwCXfddmDdYvh/JsrQKR7O8
 uHDiE1FSBnn3Lyt1anNH8Lmya69vYmZpEkcMVMGAQPZ7WDIPPTVgH4mzOLmrLges
 WbQtDWe3K5AETZ5hQDdnBkVfiGtPd0Nnb+jbU0VYWNRDupiptoHwYbORupOAmd6Z
 iciexDxREu7Z4qBmOVFKsgKpLKJZUFT7hXxvU8Mqpwx9XLufT347ehUj/mLxMMpn
 HnAB+URzdI7RP2m9g0bMDQZIR48BAyu/pS2r+Q2hw/NJTrC3Y9RIb2xqjNp4+r4N
 SYdSbGs0iZXZzEbor/INWd3ImdqDV/B5SXEhE0GmJBaXy2s3BN8/jMboewr5+Mxt
 oSM+Lbidcb2FhOpAB2eTVbLoJ+bkyzqY8WYlBNj6QjEll2pDz+ff3uuIZ3Ka7aBB
 0Org6/qdQ7kphklAz93td0zjTOtiF5bgQswpe78evpdZie5dyw8=
 =owCF
 -----END PGP SIGNATURE-----

Merge tag 'v5.20-rockchip-dts64-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into arm/dt

New board the Radxa Rock Pi S, enablement of graphics support and hdmi-audio
on rk356x in general plus necessary board-specific changes on Rock-3A,
Quartz64-A, rk3568-evb, BPI-R2-Pro.

A number of additional peripherals on BPI-R2-Pro (gpu, thermal, rtc) and
PCIe2x1 support on rk3568 and enablement on Quart64-A as well as a number
of additional peripherals to this board (sfc node, sdr-104 support, fan).

And finally touch panel support for rockpro64 and some misc dt cleanups
(node names for dtschema and styling).

* tag 'v5.20-rockchip-dts64-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip: (27 commits)
  arm64: dts: rockchip: enable hdmi tx audio on rock-3a
  arm64: dts: rockchip: enable hdmi tx audio on rk3568-evb1-v10
  arm64: dts: rockchip: align gpio-key node names with dtschema
  arm64: dts: rockchip: rock-pi-s add more peripherals
  arm64: dts: rockchip: add ROCK Pi S DTS support
  dt-bindings: arm: rockchip: Add Radxa ROCK Pi S
  arm64: dts: rockchip: Add missing space around regulator-name on rk3368-orion-r68
  arm64: dts: rockchip: enable the gpu on BPI-R2-Pro
  arm64: dts: rockchip: configure thermal shutdown for BPI-R2-Pro
  arm64: dts: rockchip: Enable HDMI audio on BPI R2 Pro
  arm64: dts: rockchip: enable vop2 and hdmi tx on BPI-R2-Pro
  arm64: dts: rockchip: set display regulators to always-on on BPI-R2-Pro
  arm64: dts: rockchip: add RTC to BPI-R2 Pro
  arm64: dts: rockchip: Enable HDMI audio on Quartz64 A
  arm64: dts: rockchip: Add HDMI audio nodes to rk356x
  arm64: dts: rockchip: adjust whitespace around '='
  arm64: dts: rockchip: enable vop2 and hdmi tx on rock-3a
  arm64: dts: rockchip: enable vop2 and hdmi tx on quartz64a
  arm64: dts: rockchip: rk3568-evb: Enable VOP2 and hdmi
  arm64: dts: rockchip: rk356x: Add HDMI nodes
  ...

Link: https://lore.kernel.org/r/40088956.J2Yia2DhmK@phil
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-07-06 13:37:34 +02:00
Samuel Holland
534445e0d1 dt-bindings: usb: generic-ohci: Add Allwinner D1 compatible
The Allwinner D1 contains USB controllers which claim to be compatible
with the OHCI specification version 1.0a.

Signed-off-by: Samuel Holland <samuel@sholland.org>
Acked-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Link: https://lore.kernel.org/r/20220702195249.54160-4-samuel@sholland.org
2022-07-05 21:53:26 +02:00
Samuel Holland
821d83c20e dt-bindings: usb: generic-ehci: Add Allwinner D1 compatible
The Allwinner D1 contains USB controllers which claim to be compatible
with the EHCI specification version 1.0.

Signed-off-by: Samuel Holland <samuel@sholland.org>
Acked-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Link: https://lore.kernel.org/r/20220702195249.54160-3-samuel@sholland.org
2022-07-05 21:53:26 +02:00
Samuel Holland
fe938040e0 dt-bindings: usb: sunxi-musb: Add Allwinner D1 compatible
The MUSB controller in the Allwinner D1 has 10 endpoints, making it
compatible with the A33 variant of the hardware.

Signed-off-by: Samuel Holland <samuel@sholland.org>
Acked-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Link: https://lore.kernel.org/r/20220702195249.54160-2-samuel@sholland.org
2022-07-05 21:53:26 +02:00
Samuel Holland
790edb2eae arm64: dts: allwinner: a100: Update I2C controller fallback
The I2C controllers in the A100 SoC are newer-generation hardware
which includes an offload engine. Signify that by including the
allwinner,sun8i-v536-i2c fallback compatible, as V536 is the first
SoC with this generation of I2C controller.

Signed-off-by: Samuel Holland <samuel@sholland.org>
Reviewed-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Link: https://lore.kernel.org/r/20220702052544.31443-2-samuel@sholland.org
2022-07-05 21:49:30 +02:00
Samuel Holland
e01f242a8f dt-bindings: i2c: mv64xxx: Add variants with offload support
V536 and newer Allwinner SoCs contain an updated I2C controller which
includes an offload engine for master mode. The controller retains the
existing register interface, so the A31 compatible still applies.

Add the V536 compatible and use it as a fallback for other SoCs with the
updated hardware. This includes two SoCs that were already documented
(H616 and A100) and two new SoCs (R329 and D1).

Signed-off-by: Samuel Holland <samuel@sholland.org>
Reviewed-by: Andre Przywara <andre.przywara@arm.com>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com>
Link: https://lore.kernel.org/r/20220702052544.31443-1-samuel@sholland.org
2022-07-05 21:43:23 +02:00