Artem Bityutskiy 92813fd5b1 intel_idle: add Sierra Forest SoC support
Add Sierra Forest SoC C-states, which are C1, C1E, C6S, and C6SP.

Sierra Forest SoC is built with modules, each module includes 4 cores
(Crestmont microarchitecture). There is one L2 cache per module, shared
between the 4 cores.

There is no core C6 state, but there is C6S state, which has module scope:
when all 4 cores request C6S, the entire module (4 cores + L2 cache)
enters the low power state.

C6SP state has package scope - when all modules in the package enter C6S,
the package enters the power state mode.

Signed-off-by: Artem Bityutskiy <artem.bityutskiy@linux.intel.com>
Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
2023-12-19 18:56:45 +01:00
..
2023-12-02 06:27:20 +09:00
2023-11-02 14:05:18 -10:00
2023-12-09 12:44:10 -08:00
2023-11-01 14:46:51 -10:00
2023-11-01 14:46:51 -10:00
2023-11-03 18:56:51 -10:00
2023-10-30 19:09:55 -10:00
2023-12-03 09:03:07 +09:00
2023-12-08 08:58:39 -08:00
2023-12-08 13:55:32 +10:00
2023-11-23 17:31:53 -08:00
2023-10-31 18:32:51 -10:00
2023-11-03 15:44:25 -10:00
2023-11-04 16:25:36 -10:00
2023-11-09 14:18:42 -08:00
2023-12-05 06:54:52 +09:00
2023-10-30 19:09:55 -10:00
2023-11-03 10:07:39 -10:00
2023-11-05 18:45:32 -08:00
2023-12-08 12:36:45 -08:00
2023-11-09 13:37:28 -08:00
2023-11-02 14:40:51 -10:00
2023-11-10 09:19:46 -08:00
2023-12-07 12:22:36 -08:00
2023-11-04 16:20:36 -10:00
2023-11-10 12:22:14 -08:00
2023-11-03 16:00:42 -10:00
2023-10-30 13:14:27 +00:00
2023-11-05 18:49:40 -08:00
2023-11-23 17:40:15 -08:00
2023-10-25 16:50:11 +02:00
2023-11-03 10:07:39 -10:00
2023-11-03 19:10:41 -10:00
2023-11-10 11:44:38 -08:00
2023-10-19 10:26:26 +03:00
2023-11-09 13:47:52 -08:00
2023-11-02 15:13:50 -10:00
2023-12-01 09:55:01 -05:00
2023-11-04 15:58:13 -10:00
2023-11-10 09:19:46 -08:00
2023-11-10 09:19:46 -08:00
2023-11-10 09:19:46 -08:00