Dinh Nguyen b7f8101d6e clk: socfpga: Fix the smplsel on Arria10 and Stratix10
The smplsel bits for the SDMMC clock on Arria10 and Stratix10 platforms are
offset by 1 additional bit.

Add a new macro SYSMGR_SDMMC_CTRL_SET_AS10 for usage on the Arria10 and
Stratix10 platforms.

Fixes: 5611a5ba8e54 ("clk: socfpga: update clk.h so for Arria10 platform to use")
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-06-19 17:01:55 -07:00
..
2016-12-15 15:39:02 -08:00
2016-04-15 16:50:04 -07:00
2016-11-16 11:19:20 -08:00
2017-06-15 10:48:08 +03:00
2017-06-02 15:37:45 -07:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00