Felix Fietkau 99ba6a4610 ath9k: implement buffer holding handling for EDMA FIFO
Inside one FIFO slot queue, EDMA chipsets have the same link pointer
re-read race condition as older chipsets, so the same buffer holding
logic needs to be used in order to avoid use-after-free bugs.
Unlike on older chips, it can be skipped for the end of the queue.

Signed-off-by: Felix Fietkau <nbd@openwrt.org>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
2013-04-10 14:10:34 -04:00
..
2013-01-22 16:05:32 -05:00
2012-05-15 17:27:55 -04:00
2012-05-15 17:27:55 -04:00
2013-04-10 14:10:33 -04:00
2013-04-10 14:10:33 -04:00
2013-04-08 15:28:38 -04:00
2012-11-21 14:16:02 -05:00
2013-01-11 14:12:01 -05:00
2013-04-08 15:28:38 -04:00
2013-02-01 14:27:23 -05:00
2012-07-12 15:27:16 -04:00
2012-11-21 14:16:04 -05:00